


RAD HARD DUAL DECADE COUNTER

- HIGH SPEED :
 $f_{MAX} = 79$ MHz (TYP.) at $V_{CC} = 6V$
- LOW POWER DISSIPATION:
 $I_{CC} = 4\mu A$ (MAX.) at $T_A=25^\circ C$
- HIGH NOISE IMMUNITY:
 $V_{NIH} = V_{NIL} = 28\%$ V_{CC} (MIN.)
- SYMMETRICAL OUTPUT IMPEDANCE:
 $|I_{OHI}| = |I_{OL}| = 4mA$ (MIN)
- BALANCED PROPAGATION DELAYS:
 $t_{PLH} \approx t_{PHL}$
- WIDE OPERATING VOLTAGE RANGE:
 V_{CC} (OPR) = 2V to 6V
- PIN AND FUNCTION COMPATIBLE WITH
54 SERIES 390
- DEVICE FULLY COMPLIANT WITH
SCC-9204-078

DESCRIPTION

The M54HC390 is an high speed CMOS DUAL DECADE COUNTER fabricated with silicon gate C²MOS technology.

This dual decade counter contains two independent ripple carry counters. Each counter is composed of a divide by two and divide by five counter. The divide by two and divide by five counters can be cascaded to form dual decade,



ORDER CODES

PACKAGE	FM	EM
DILC	M54HC390D	M54HC390D1
FPC	M54HC390K	M54HC390K1

dual biquinary, or various combination up to a single divide by 100 counter.

Each 4-bit counter is incremented on the high to low transition (negative edge) of the clock input, and each has an independent clear input. When clear is set low all four bits of each counter are set to low. This enables count truncation and allows the implementation of divide by N counter configuration.

All inputs are equipped with protection circuits against static discharge and transient excess voltage.

PIN CONNECTION




Figure 1: IEC Logic Symbols




Figure 2: Input And Output Equivalent Circuit




Table 1: Pin Description

PIN N°	SYMBOL	NAME AND FUNCTION
1, 15	<u>1</u> CLOCK A <u>2</u> CLOCK B	Clock Input Divide by 2 Section (HIGH to LOW Edge-Triggered)
2, 14	1 CLEAR 2 CLEAR	Asynchronous Master Reset Inputs
3, 5, 6, 7	1QA to 1QD	Flip Flop Outputs
4, 12	<u>1</u> CLOCK A <u>2</u> CLOCK B	Clock Input Divide by 5 Section (HIGH to LOW Edge-Triggered)
13, 11, 10, 9	2QA to 2QD	Flip Flop Outputs
8	GND	Ground (0V)
16	Vcc	Positive Supply Voltage

Table 2: Truth Table

COUNT	OUTPUTS							
	BCD COUNT*				BI-QUINARY**			
	QD	QC	QB	QA	QA	QD	QC	QB
0	L	L	L	L	L	L	L	L
1	L	L	L	H	L	L	L	H
2	L	L	H	L	L	L	H	L
3	L	L	H	H	L	L	H	H
4	L	H	L	L	L	H	L	L
5	L	H	L	H	H	H	L	L
6	L	H	H	L	H	L	L	H
7	L	H	H	H	H	L	H	L
8	H	L	L	L	H	L	H	H
9	H	L	L	H	H	H	L	L

INPUTS			OUTPUTS					
CLOCK A	CLOCK B	CLEAR	QA	QB	QC	QD		
X	X	H	L	L	L	L		
—	X	L	BINARY COUNT UP					
X	—	L	QUINARY COUNT UP					

* : Output QA is connected to input CLOCK B for BCD count.

** : Output QD is connected to input CLOCK A for bi-quinary count.

Figure 3: Block Diagram





Figure 4: Logic Diagram

This logic diagram has not be used to estimate propagation delays

Figure 5: Timing Chart




Table 3: Absolute Maximum Ratings

Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage	-0.5 to +7	V
V_I	DC Input Voltage	-0.5 to $V_{CC} + 0.5$	V
V_O	DC Output Voltage	-0.5 to $V_{CC} + 0.5$	V
I_{IK}	DC Input Diode Current	± 20	mA
I_{OK}	DC Output Diode Current	± 20	mA
I_O	DC Output Current	± 25	mA
I_{CC} or I_{GND}	DC V_{CC} or Ground Current	± 50	mA
P_D	Power Dissipation	300	mW
T_{stg}	Storage Temperature	-65 to +150	°C
T_L	Lead Temperature (10 sec)	265	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.

Table 4: Recommended Operating Conditions

Symbol	Parameter	Value		Unit	
V_{CC}	Supply Voltage	2 to 6		V	
V_I	Input Voltage	0 to V_{CC}		V	
V_O	Output Voltage	0 to V_{CC}		V	
T_{op}	Operating Temperature	-55 to 125		°C	
t_r, t_f	Input Rise and Fall Time	$V_{CC} = 2.0V$	0 to 1000		ns
		$V_{CC} = 4.5V$	0 to 500		ns
		$V_{CC} = 6.0V$	0 to 400		ns

Table 5: DC Specifications

Symbol	Parameter	Test Condition		Value						Unit	
		V_{CC} (V)		$T_A = 25^\circ C$			$-40 \text{ to } 85^\circ C$		$-55 \text{ to } 125^\circ C$		
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
V_{IH}	High Level Input Voltage	2.0		1.5			1.5		1.5		V
		4.5		3.15			3.15		3.15		
		6.0		4.2			4.2		4.2		
V_{IL}	Low Level Input Voltage	2.0				0.5		0.5		0.5	V
		4.5				1.35		1.35		1.35	
		6.0				1.8		1.8		1.8	
V_{OH}	High Level Output Voltage	2.0	$I_O = -20 \mu A$	1.9	2.0		1.9		1.9		V
		4.5	$I_O = -20 \mu A$	4.4	4.5		4.4		4.4		
		6.0	$I_O = -20 \mu A$	5.9	6.0		5.9		5.9		
		4.5	$I_O = -4.0 mA$	4.18	4.31		4.13		4.10		
		6.0	$I_O = -5.2 mA$	5.68	5.8		5.63		5.60		
V_{OL}	Low Level Output Voltage	2.0	$I_O = 20 \mu A$		0.0	0.1		0.1		0.1	V
		4.5	$I_O = 20 \mu A$		0.0	0.1		0.1		0.1	
		6.0	$I_O = 20 \mu A$		0.0	0.1		0.1		0.1	
		4.5	$I_O = 4.0 mA$		0.17	0.26		0.33		0.40	
		6.0	$I_O = 5.2 mA$		0.18	0.26		0.33		0.40	
I_I	Input Leakage Current	6.0	$V_I = V_{CC} \text{ or GND}$			± 0.1		± 1		± 1	μA
I_{CC}	Quiescent Supply Current	6.0	$V_I = V_{CC} \text{ or GND}$			4		40		80	μA

Table 6: AC Electrical Characteristics ($C_L = 50 \text{ pF}$, Input $t_r = t_f = 6\text{ns}$)


Symbol	Parameter	Test Condition		Value								Unit	
		V_{CC} (V)		$T_A = 25^\circ\text{C}$			$-40 \text{ to } 85^\circ\text{C}$		$-55 \text{ to } 125^\circ\text{C}$				
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.			
$t_{TLH} \ t_{THL}$	Output Transition Time	2.0			30	75		95		110		ns	
		4.5			8	15		19		22			
		6.0			7	13		16		19			
$t_{PLH} \ t_{PHL}$	Propagation Delay Time (CLOCK A - QA)	2.0			42	120		150		180		ns	
		4.5			14	24		30		36			
		6.0			12	20		26		31			
$t_{PLH} \ t_{PHL}$	Propagation Delay Time (CLOCK A-QB, QD)	2.0			45	120		150		180		ns	
		4.5			15	24		30		36			
		6.0			13	20		26		31			
$t_{PLH} \ t_{PHL}$	Propagation Delay Time (CLOCK A - QC)	2.0	QA Connected to CKB		108	280		350		420		ns	
		4.5			36	56		70		84			
		6.0			31	48		60		71			
$t_{PLH} \ t_{PHL}$	Propagation Delay Time (CLOCK B - QC)	2.0			72	185		230		280		ns	
		4.5			24	37		46		56			
		6.0			20	31		39		48			
t_{PHL}	Propagation Delay Time (CLEAR - Qn)	2.0			45	125		155		190		ns	
		4.5			15	25		31		38			
		6.0			13	21		26		32			
f_{MAX}	Maximum Clock Frequency (CLOCK A - QA)	2.0			8.4	17		6.8		5.6		MHz	
		4.5			42	65		34		28			
		6.0			50	79		40		33			
f_{MAX}	Maximum Clock Frequency (CLOCK B - QB)	2.0			8.4	17		6.8		5.6		MHz	
		4.5			42	67		34		28			
		6.0			50	79		40		33			
$t_{W(H)} \ t_{W(L)}$	Minimum Pulse Width (CLOCK)	2.0			24	75		95		110		ns	
		4.5			6	15		19		22			
		6.0			5	13		16		19			
$t_{W(H)}$	Minimum Pulse Width (CLEAR)	2.0			24	75		95		110		ns	
		4.5			6	15		19		22			
		6.0			5	13		16		19			
t_{REM}	Minimum Removal Time	2.0				25		30		35		ns	
		4.5				5		6		7			
		6.0				5		5		6			

Table 7: Capacitive Characteristics

Symbol	Parameter	Test Condition		Value						Unit		
		V _{CC} (V)		T _A = 25°C			-40 to 85°C		-55 to 125°C			
				Min.	Typ.	Max.	Min.	Max.	Min.			
C _{IN}	Input Capacitance				5	10		10		10 pF		
C _{PD}	Power Dissipation Capacitance (note 1)				84					pF		

1) C_{PD} is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. I_{CC(opr)} = C_{PD} × V_{CC} × f_{IN} + I_{CC}

Figure 6: Test Circuit



C_L = 50pF or equivalent (includes jig and probe capacitance)
R_T = Z_{OUT} of pulse generator (typically 50Ω)

Figure 7: Waveform - Clock Waveform (f=1MHz; 50% duty cycle)








Figure 8: Waveform - Propagation Delay Times, Minimum Pulse Width And Removal Time
(f=1MHz; 50% duty cycle)



DILC-16 MECHANICAL DATA


DIM.	mm.			inch		
	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
A	2.1		2.71	0.083		0.107
a1	3.00		3.70	0.118		0.146
a2	0.63	0.88	1.14	0.025	0.035	0.045
B	1.82		2.39	0.072		0.094
b	0.40	0.45	0.50	0.016	0.018	0.020
b1	0.20	0.254	0.30	0.008	0.010	0.012
D	20.06	20.32	20.58	0.790	0.800	0.810
E	7.36	7.62	7.87	0.290	0.300	0.310
e		2.54			0.100	
e1	17.65	17.78	17.90	0.695	0.700	0.705
e2	7.62	7.87	8.12	0.300	0.310	0.320
F	7.29	7.49	7.70	0.287	0.295	0.303
I			3.83			0.151
K	10.90		12.1	0.429		0.476
L	1.14		1.5	0.045		0.059



0056437F

FPC-16 MECHANICAL DATA

DIM.	mm.			inch		
	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
A	6.75	6.91	7.06	0.266	0.272	0.278
B	9.76	9.94	10.14	0.384	0.392	0.399
C	1.49		1.95	0.059		0.077
D	0.102	0.127	0.152	0.004	0.005	0.006
E	8.76	8.89	9.01	0.345	0.350	0.355
F		1.27			0.050	
G	0.38	0.43	0.48	0.015	0.017	0.019
H	6.0			0.237		
L	18.75		22.0	0.738		0.867
M	0.33	0.38	0.43	0.013	0.015	0.017
N		4.31			0.170	



0016030E

Table 8: Revision History

Date	Revision	Description of Changes
16-Jun-2004	1	First Release

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics
All other names are the property of their respective owners

© 2004 STMicroelectronics - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -
Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

<http://www.st.com>