# Small Outline, 5 Lead, High Speed Optocouplers 

Technical Data

## HCPL-M452

HCPL-M453

## Features

- Surface Mountable
- Very Small, Low Profile JEDEC Registered Package Outline
- Compatible with Infrared Vapor Phase Reflow and Wave Soldering Processes
- Very High Common Mode Transient Immunity: $15000 \mathrm{~V} / \mu \mathrm{s}$ at $\mathrm{V}_{\mathrm{CM}}=1500 \mathrm{~V}$ Guaranteed (HCPL-M453)
- High Speed: 1 Mb/s
- TTL Compatible
- Guaranteed AC and DC Performance over Temperature: $\mathbf{0}^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
- Open Collector Output
- Recognized Under the Component Program of U.L. (File No. E55361) for Dielectric Withstand Proof Test Voltage of $\mathbf{3 7 5 0}$ Vac, 1 Minute
- Lead Free Option


## Description

These small outlinehigh CMR, high speed, diode-transistor optocouplers are single channel devices in a five lead miniature footprint. They are electrically equivalent to the following Agilent optocouplers:

| SO-5 Package | Standard DIP | SO-8 Package |
| :---: | :---: | :---: |
| HCPL-M452 | HCPL-4502 | HCPL-0452 |
| HCPL-M453 | HCPL-4503 | HCPL-0453 |

(Note: These devices equivalent to 6N135/6N136 devices but without the base lead.)

The SO-5 JEDEC registered (MO-155) package outline does not require "through holes" in a PCB. This package occupies approximately one-fourth the footprint area of the standard dual-in-line package. The lead profile is designed to be compatible with standard surface mount processes.

These diode-transistor optocouplers use an insulating layer between the light emitting diode and an integrated photon detector to provide electrical insulation between input and output. Separate connections for the photodiode bias and output transistor collector increase the speed up to a hundred times

[^0]over that of a conventional photo-transistor coupler by reducing the base-collector capacitance.

The HCPL-M452 is designed for high speed TTL/TTL applica-
tions. A standard 16 mA TTL sink current through the input LED will provide enough output current for 1 TTL load and a $5.6 \mathrm{k} \Omega$ pull-up resistor. CTR of the HCPL-M452 is $19 \%$ minimum at $\mathrm{I}_{\mathrm{F}}=16 \mathrm{~mA}$.

The HCPL-M453 is an HCPLM452 with increased common mode transient immunity of $15,000 \mathrm{~V} / \mu \mathrm{s}$ minimum at $\mathrm{V}_{\mathrm{CM}}=1500 \mathrm{~V}$ guaranteed .

Outline Drawing (JEDEC MO-155)


DIMENSIONS IN MILLIMETERS (INCHES)

* MAXIMUM MOLD FLASH ON EACH SIDE IS 0.15 mm (0.006)

NOTE: FLOATING LEAD PROTRUSION IS 0.15 mm ( 6 mils) MAX.

## Applications

- Line Receivers High common mode transient immunity ( $>1000 \mathrm{~V} / \mathrm{\mu s}$ ) and low input-output capacitance ( 0.6 pF ).
- High Speed Logic Ground Isolation - TTL/TTL, TTL/ LTTL, TTL/CMOS, TTL/ LSTTL.
- Replace Slow Phototransistor Optocouplers
- Replace Pulse Transformers - Save board space and weight
- Analog Signal Ground Isolation -
Integrated photon detector provides improved linearity over phototransistor type.

Land Pattern Recommendation


DIMENSIONS IN MILLIMETERS AND (INCHES)
Absolute Maximum Ratings(No Derating Required up to $85^{\circ} \mathrm{C}$ )
Storage Temperature ..... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Operating Temperature $-55^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$
Average Input Current - $\mathrm{I}_{\mathrm{F}}$ ..... $25 \mathrm{~mA}^{[1]}$
Peak Input Current - $\mathrm{I}_{\mathrm{F}}$ ..... $50 \mathrm{~mA}^{[2]}$
( $50 \%$ duty cycle, 1 ms pulse width)
Peak Transient Input Current - $\mathrm{I}_{\mathrm{F}}$ ..... 1.0 A
( $\leq 1 \mu$ s pulse width, 300 pps )
Reverse Input Voltage - $\mathrm{V}_{\mathrm{R}}$ (Pin3-1) ..... 5 V
Input Power Dissipation ..... $45 \mathrm{~mW}^{[3]}$
Average Output Current - $\mathrm{I}_{\mathrm{O}}$ (Pin 5) ..... 8 mA
Peak Output Current ..... 16 mA
Output Voltage - $\mathrm{V}_{\mathrm{O}}$ (Pin 5-4) ..... 0.5 V to 20 V
Supply Voltage - V $\mathrm{CC}^{(\operatorname{Pin} 6-4)}$ ..... -0.5 V to 30 V
Output Power Dissipation ..... $100 \mathrm{~mW}^{[4]}$
Infrared and Vapor Phase Reflow Temperature
see below

## Solder Reflow Thermal Profile



## Recommended Pb-Free IR Profile



NOTES:
THE TIME FROM $25^{\circ} \mathrm{C}$ to PEAK TEMPERATURE $\mathbf{~} 8$ MINUTES MAX.
$\mathrm{T}_{\text {smax }}=200^{\circ} \mathrm{C}, \mathrm{T}_{\text {smin }}=150^{\circ} \mathrm{C}$

## Insulation Related Specifications

| Parameter | Symbol | Value | Units | Conditions |
| :--- | :---: | :---: | :---: | :--- |
| Min External Air Gap <br> (Clearance) | L(IO1) | $\geq 5$ | mm | Measured from input terminals <br> to output terminals |
| Min. External Tracking Path <br> (Creepage) | L(IO2) | $\geq 5$ | mm | Measured from input terminals <br> to output terminals |
| Min. Internal Plastic Gap <br> (Clearance) |  | 0.08 | mm | Through insulation distance <br> conductor to conductor |
| Tracking Resistance | CTI | 175 | V | DIN IEC 112/VDE 0303 Part 1 |
| Isolation Group (per DIN VDE 0109) |  | IIIa |  | Material Group DIN VDE 0109 |

## Electrical Specifications

Over recommended temperature ( $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ ) unless otherwise specified. (See note 11.)

| Parameter | Symbol | Min. | Typ.* | Max. | Units |  | est Conditions | Fig. | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Current Transfer Ratio | CTR | 20 | 24 | 50 | \% | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{F}}=16 \mathrm{~mA} \end{aligned}$ | $\begin{gathered} \hline 1,2, \\ 4 \\ \hline \end{gathered}$ | 5 |
|  |  | 15 | 25 |  |  |  |  |  |  |
| Logic Low <br> Output <br> Voltage | $\mathrm{V}_{\text {OL }}$ |  | 0.1 | 0.4 | V | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  |  |
|  |  |  |  | 0.5 |  |  |  |  |  |
| Logic High Output Current | $\mathrm{I}_{\mathrm{OH}}$ |  | 0.003 | 0.5 | $\mu \mathrm{A}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | 7 |  |
|  |  |  | 0.01 | 1 |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}=15.0 \mathrm{~V}$ |  |  |
|  |  |  |  | 50 |  |  | $\mathrm{I}_{\mathrm{F}}=0 \mathrm{~mA}$ |  |  |
| Logic Low <br> Supply <br> Current | $\mathrm{I}_{\text {CCL }}$ |  | 50 | 200 |  | $\begin{aligned} & \mathrm{I}_{\mathrm{F}}=16 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{CC}}=15 \mathrm{~V} \end{aligned}$ | $\mathrm{A}, \mathrm{~V}_{\mathrm{O}}=\text { Open, }$ |  | 11 |
| Logic High Supply Current | $\mathrm{I}_{\text {CCH }}$ |  | 0.02 | 1 |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{F}}=0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{O}}=\text { Open, } \\ & \mathrm{V}_{\mathrm{CC}}=15.0 \mathrm{~V} \end{aligned}$ |  | 11 |
| Input Forward Voltage | $\mathrm{V}_{\mathrm{F}}$ |  | 1.5 | $\begin{aligned} & 1.7 \\ & \hline 1.8 \end{aligned}$ | V | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\mathrm{I}_{\mathrm{F}}=16 \mathrm{~mA}$ | 3 |  |
| Input Reverse <br> Breakdown <br> Voltage | $B V_{R}$ | 5 |  |  |  | $\mathrm{I}_{\mathrm{R}}=10 \mu \mathrm{~A}$ |  |  |  |
| Temperature Coefficient of Forward Voltage | $\Delta \mathrm{V}_{\mathrm{F}} / \Delta \mathrm{T}_{\mathrm{A}}$ |  | -1.6 |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ | $\mathrm{I}_{\mathrm{F}}=16 \mathrm{~mA}$ |  |  |  |
| Input Capacitance | $\mathrm{C}_{\text {IN }}$ |  | 60 |  | pF | $\mathrm{f}=1 \mathrm{MHz}$, | $\mathrm{V}_{\mathrm{F}}=0$ |  |  |
| Input-Output Insulation | $\mathrm{V}_{\text {ISO }}$ | 3750 |  |  | $\mathrm{V}_{\text {RMS }}$ | RH $\leq 50 \%$, | $\mathrm{t}=1 \mathrm{~min} ., \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 6, 7 |
| Resistance (Input-Output) | $\mathrm{R}_{\mathrm{I}-\mathrm{O}}$ |  | $10^{12}$ |  | $\Omega$ | $\mathrm{V}_{\mathrm{I}-\mathrm{O}}=500 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{DC}}$ |  | 6 |
| Capacitance <br> (Input-Output) | $\mathrm{C}_{\mathrm{I}-\mathrm{O}}$ |  | 0.6 |  | pF | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 6 |

## Switching Specifications

Over recommended temperature $\left(\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\right.$ to $\left.70^{\circ} \mathrm{C}\right) \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{F}}=16 \mathrm{~mA}$ unless otherwise specified.

| Parameter | Symbol | Device | Min. | Typ.* | Max. | Units | Test Conditio |  | Fig. | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Propagation Delay Time to Logic Low at Output | $\mathrm{t}_{\text {PHL }}$ |  |  | 0.2 | 0.8 | $\mu \mathrm{s}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\mathrm{R}_{\mathrm{L}}=1.9 \mathrm{k} \Omega$ | $\begin{gathered} 5,6, \\ 10 \end{gathered}$ | 9 |
|  |  |  |  |  | 1.0 |  |  |  |  |  |
| Propagation | $\mathrm{t}_{\text {PLH }}$ |  |  | 0.6 | 0.8 |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 6, | 9 |
| Delay Time to Logic High at Output |  |  |  |  | 1.0 |  |  | $\mathrm{R}_{\mathrm{L}}=1.9 \mathrm{k} \Omega$ |  |  |
| Common Mode | $\left\|\mathrm{CM}_{\mathrm{H}}\right\|$ | $\begin{aligned} & \text { HCPL- } \\ & \text { M452 } \end{aligned}$ |  | 1 |  | kV/ $\mu \mathrm{s}$ | $\mathrm{V}_{\mathrm{CM}}=10 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{F}}=0 \mathrm{~mA} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ | 11 | 8, 9 |
| Immunity at Logic High Level Output |  | $\begin{aligned} & \text { HCPL- } \\ & \text { M453 } \end{aligned}$ | 15 | 30 |  |  | $\mathrm{V}_{\mathrm{CM}}=1500 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ |  |  |  |
| Common <br> Mode | $\left\|\mathrm{CM}_{\mathrm{L}}\right\|$ | $\begin{aligned} & \text { HCPL- } \\ & \text { M452 } \end{aligned}$ |  | 1 |  |  | $\mathrm{V}_{\mathrm{CM}}=10 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{F}}=16 \mathrm{~mA} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ | 11 | 8, 9 |
| Immunity at Logic Low Level Output |  | $\begin{gathered} \text { HCPL- } \\ \text { M453 } \end{gathered}$ | 15 | 30 |  |  | $\mathrm{V}_{\mathrm{CM}}=1500 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ |  |  |  |
| Bandwidth | BW |  |  | 3 |  | MHz | $\mathrm{R}_{\mathrm{L}}=100 \Omega$, See | Test Circuit | 8, 9 | 10 |

All typicals at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## Notes:

1. Derate linearly above $85^{\circ} \mathrm{C}$ free-air temperature at a rate of $0.5 \mathrm{~mA} /{ }^{\circ} \mathrm{C}$.
2. Derate linearly above $85^{\circ} \mathrm{C}$ free-air temperature at a rate of $1.0 \mathrm{~mA} /{ }^{\circ} \mathrm{C}$.
3. Derate linearly above $85^{\circ} \mathrm{C}$ free-air temperature at a rate of $1.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$.
4. Derate linearly above $85^{\circ} \mathrm{C}$ free-air temperature at a rate of $2.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$.
5. CURRENT TRANSFER RATIO in percent is defined as the ratio of output collector current, $\mathrm{I}_{\mathrm{O}}$, to the forward LED input current, $\mathrm{I}_{\mathrm{F}}$, times 100.
6. Device considered a two terminal device: pins 1 and 3 shorted together, and pins 4,5 and 6 shorted together.

7 . In accordance with UL 1577 , each optocoupler is proof tested by applying an insulation test voltage $\geq 4500 \mathrm{~V}_{\text {RMS }}$ for 1 second (leakage detection current limit, $\mathrm{I}_{\mathrm{I}-\mathrm{O}} \leq 5 \mu \mathrm{~A}$ ).
8. Common transient immunity in a Logic High level is the maximum tolerable (positive) $\mathrm{dV}_{\mathrm{CM}} / \mathrm{dt}$ on the rising edge of the common mode pulse, $\mathrm{V}_{\mathrm{CM}}$, to assure that the output will remain in a Logic High state (i.e., $\mathrm{V}_{\mathrm{O}}>2.0 \mathrm{~V}$ ). Common mode transient immunity in a Logic Low level is the maximum tolerable (negative) $\mathrm{dV}_{\mathrm{CM}} / \mathrm{dt}$ on the falling edge of the common mode pulse signal, $\mathrm{V}_{\mathrm{CM}}$ to assure that the output will remain in a Logic Low state (i.e., $\mathrm{V}_{\mathrm{O}}<0.8 \mathrm{~V}$ ).
9 . The $1.9 \mathrm{k} \Omega$ load represents 1 TTL unit load of 1.6 mA and the $5.6 \mathrm{k} \Omega$ pull-up resistor.
10. The frequency at which the ac output voltage is 3 dB below its mid-frequency value.
11. Use of a $0.1 \mu \mathrm{~F}$ bypass capacitor connected between pins 4 and 6 is recommended.


Figure 1. dc and Pulsed Transfer Characteristics.


Figure 4. Current Transfer Ratio vs. Temperature.


Figure 7. Logic High Output Current vs. Temperature.


Figure 2. Current Transfer Ratio vs. Input Current.


Figure 5. Propagation Delay vs. Temperature.


Figure 8. Small-Signal Current Transfer Ratio vs. Quiescent Input Current.


Figure 3. Input Current vs. Forward Voltage.


Figure 6. Propagation Delay Time vs. Load Resistance.



Figure 9. Frequency Response.


Figure 10. Switching Test Circuit.


Figure 11. Test Circuit for Transient Immunity and Typical Waveforms.
www.agilent.com/semiconductors
For product information and a complete list of distributors, please go to our web site.
For technical assistance call:
Americas/Canada: +1 (800) 235-0312 or (916) 788-6763

Europe: +49 (0) 644192460
China: 108006500017
Hong Kong: (+65) 67562394
India, Australia, New Zealand: (+65) 67551939
Japan: (+81 3) 3335-8152 (Domestic/International), or 0120-61-1280 (Domestic Only)
Korea: (+65) 67551989
Singapore, Malaysia, Vietnam, Thailand,
Philippines, Indonesia: (+65) 67552044
Taiwan: (+65) 67551843
Data subject to change.
Copyright © 2004 Agilent Technologies, Inc.
Obsoletes 5989-0792EN
December 28, 2004
5989-2117EN


[^0]:    CAUTION: The small device geometries inherent to the design of this bipolar component increase the component's susceptibility to damage from electrostatic discharge (ESD). It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and lor degradation which may be induced by ESD.

