

January 2000 Revised November 2004

#### 74VCXH162240

# Low Voltage 16-Bit Inverting Buffer/Line Driver with Bushold and 26 $\Omega$ Series Resistors in Outputs

#### **General Description**

The VCXH162240 contains sixteen inverting buffers with 3-STATE outputs to be employed as a memory and address driver, clock driver, or bus oriented transmitter/ receiver. The device is nibble (4-bit) controlled. Each nibble has separate 3-STATE control inputs which can be shorted together for full 16-bit operation.

The VCXH162240 data inputs include active bushold circuitry, eliminating the need for external pull-up resistors to hold unused or floating data inputs at a valid logic level.

The 74VCXH162240 is also designed with  $26\Omega$  series resistors in the outputs. This design reduces line noise in applications such as memory address drivers, clock drivers, and bus transceivers/transmitters.

The 74VCXH162240 is designed for low voltage (1.4V to 3.6V)  $\rm V_{CC}$  applications with output capability up to 3.6V.

The 74VCXH162240 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

#### **Features**

- 1.4V to 3.6V V<sub>CC</sub> supply operation
- 3.6V tolerant control inputs and outputs
- Bushold on data inputs eliminating the need for external pull-up/pull-down resistors
- $\blacksquare$  26 $\Omega$  series resistors in outputs
- t<sub>pr</sub>

3.3 ns max for 3.0V to 3.6V  $V_{CC}$ 

- Static Drive (I<sub>OH</sub>/I<sub>OL</sub>) ±12 mA @ 3.0V V<sub>CC</sub>
- Uses patented noise/EMI reduction circuitry
- Latch-up performance exceeds 300 mA
- ESD performance:


Human body model > 2000V Machine model > 200V

#### **Ordering Code:**

Order Number	Package Number	Package Descriptions
74VCXH162240MTD		48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide [TUBES]
74VCXH162240MTX (Note 1)		48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide [TAPE and REEL]

Note 1: Use this Order Number to receive devices in Tape and Reel.


#### **Logic Symbol**



#### **Pin Descriptions**

Pin Names	Description
<del>OE</del> n	Output Enable Input (Active LOW)
I <sub>0</sub> -I <sub>15</sub>	Bushold Inputs
$ \begin{array}{l} I_0 - I_{15} \\ \overline{O}_0 - \overline{O}_{15} \end{array} $	Outputs

#### **Connection Diagram**



#### **Truth Tables**

Inp	uts	Outputs
OE <sub>1</sub>	I <sub>0</sub> –I <sub>3</sub>	$\overline{O}_0 - \overline{O}_3$
L	L	Н
L	Н	L
Н	Χ	Z

Inp	uts	Outputs
OE <sub>2</sub>	I <sub>4</sub> –I <sub>7</sub>	$\overline{O}_4 - \overline{O}_7$
L	L	Н
L	Н	L
Н	Χ	Z

Inp	uts	Outputs
OE <sub>3</sub>	I <sub>8</sub> –I <sub>11</sub>	O <sub>8</sub> -O <sub>11</sub>
L	L	Н
L	Н	L
н	Χ	Z

Inp	uts	Outputs
ŌE <sub>4</sub>	I <sub>12</sub> -I <sub>15</sub>	0 <sub>12</sub> -0 <sub>15</sub>
L	L	Н
L	Н	L
Н	X	Z


H = HIGH Voltage Level

#### Z = High Impedance

#### **Functional Description**

The 74VCXH162240 contains sixteen inverting buffers with 3-STATE outputs. The device is nibble (4 bits) controlled with each nibble functioning identically, but independent of each other. The control pins may be shorted together to obtain full 16-bit operation. The 3-STATE outputs are controlled by an Output Enable  $(\overline{OE}_n)$  input. When  $\overline{OE}_n$  is LOW, the outputs are in the 2-state mode. When  $\overline{\text{OE}}_n$  is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the inputs.

#### **Logic Diagram**



L = LOW Voltage Level
X = Immaterial (HIGH or LOW, inputs may not float)

#### **Absolute Maximum Ratings**(Note 2)

Output Voltage (V<sub>O</sub>)

Outputs 3-STATED -0.5V to +4.6V Outputs Active (Note 3) -0.5V to  $V_{CC}$  +0.5V DC Input Diode Current (I<sub>IK</sub>)  $V_I$  < 0V -50 mA

DC Output Diode Current (I<sub>OK</sub>)

V<sub>O</sub> < 0V

 $V_O > V_{CC}$  DC Output Source/Sink Current

 $(I_{OH}/I_{OL})$  DC  $V_{CC}$  or GND Current per

Supply Pin (I<sub>CC</sub> or GND)  $\pm 100$  mA

Storage Temperature Range (T  $_{STG})$   $-65^{\circ}C$  to +150  $^{\circ}C$ 

## Recommended Operating Conditions (Note 4)

Power Supply

-50 mA

+50 mA

±50 mA

Output Voltage (V<sub>O</sub>)

Output in Active States 0V to  $V_{CC}$  Output in 3-STATE 0.0V to 3.6V

Output Current in  $I_{OH}/I_{OL}$ 

 $\begin{array}{ll} \mbox{V}_{\mbox{CC}} = 3.0 \mbox{V to } 3.6 \mbox{V} & \pm 12 \mbox{ mA} \\ \mbox{V}_{\mbox{CC}} = 2.3 \mbox{V to } 2.7 \mbox{V} & \pm 8 \mbox{ mA} \end{array}$ 

 $V_{CC} = 1.65V \text{ to } 2.3V$   $\pm 3 \text{ mA}$ 

 $V_{CC}$  = 1.4V to 1.6V  $\pm 2$  mA Free Air Operating Temperature (T<sub>A</sub>)  $-40^{\circ}$ C to +85°C

Minimum Input Edge Rate (Δt/ΔV)

 $V_{IN} = 0.8V \text{ to } 2.0V, V_{CC} = 3.0V$  10 ns/V

Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: IO Absolute Maximum Rating must be observed.

Note 4: Floating or unused control inputs must be held HIGH or LOW.

#### **DC Electrical Characteristics**

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	Min	Max	Units
V <sub>IH</sub>	HIGH Level Input Voltage		2.7 - 3.6	2.0		
			2.3 - 2.7	1.6		V
			1.65 - 2.3	0.65 x V <sub>CC</sub>		V
			1.4 - 1.6	0.65 x V <sub>CC</sub>		
V <sub>IL</sub>	LOW Level Input Voltage		2.7 - 3.6		0.8	
			2.3 - 2.7		0.7	V
			1.65 - 2.3		0.65 x V <sub>CC</sub>	V
			1.4 - 1.6		0.65 x V <sub>CC</sub>	
V <sub>OH</sub>	HIGH Level Output Voltage	$I_{OH} = -100  \mu A$	2.7 - 3.6	V <sub>CC</sub> - 0.2		
		$I_{OH} = -6 \text{ mA}$	2.7	2.2		
		$I_{OH} = -8 \text{ mA}$	3.0	2.4		
		$I_{OH} = -12 \text{ mA}$	3.0	2.2		
		$I_{OH} = -100 \mu\text{A}$	2.3 - 2.7	V <sub>CC</sub> - 0.2		
		$I_{OH} = -4 \text{ mA}$	2.3	2.0		V
		$I_{OH} = -6 \text{ mA}$	2.3	1.8		V
		$I_{OH} = -8 \text{ mA}$	2.3	1.7		
		$I_{OH} = -100 \mu\text{A}$	1.65 - 2.3	V <sub>CC</sub> - 1.2		
		$I_{OH} = -3 \text{ mA}$	1.65	1.25		
		$I_{OH} = -100 \mu\text{A}$	1.4 - 1.6	V <sub>CC</sub> - 0.2		
		$I_{OH} = -1 \text{ mA}$	1.4	1.05		

### DC Electrical Characteristics (Continued)

Symbol	Parameter		Conditions	(V)	Min	Max	Units
V <sub>OL</sub>	LOW Level Output Voltage		$I_{OL} = 100 \mu A$	2.7 - 3.6		0.2	
			$I_{OL} = 6 \text{ mA}$	2.7		0.4	
			I <sub>OL</sub> = 8 mA	3.0		0.55	
			$I_{OL} = 12 \text{ mA}$	3.0		0.80	
			$I_{OL} = 100 \mu A$	2.3 - 2.7		0.2	
			$I_{OL} = 6 \text{ mA}$	2.3		0.4	V
			$I_{OL} = 8 \text{ mA}$	2.3		0.6	
			$I_{OL} = 100 \mu A$	1.65 - 2.3		0.2	
			I <sub>OL</sub> = 3 mA	1.65		0.3	
			$I_{OL} = 100 \mu A$	1.4 - 1.6		0.2	
			I <sub>OL</sub> = 1 mA	1.4		0.35	
l <sub>l</sub>	Input Leakage Current	Control Pins	$0 \le V_1 \le 3.6V$	1.4 - 3.6		±5.0	μА
		Data Pins	$V_I = V_{CC}$ or GND	1.4 - 3.6		±5.0	μА
I <sub>I(HOLD)</sub>	Bushold Input Minimum	•	$V_{IN} = 0.8V$	3.0	75.0		
	Drive Hold Current		$V_{IN} = 2.0V$	3.0	-75.0		
			$V_{IN} = 0.7V$	2.3	45.0		
			$V_{IN} = 1.6V$	2.3	-45.0		μΑ
			$V_{IN} = 0.57V$	1.65	25.0		
			$V_{IN} = 1.07V$	1.65	-25.0		
I <sub>I(OD)</sub>	Bushold Input Over-Drive		(Note 5)	3.6	450		
	Current to Change State		(Note 6)	3.6	-450		
			(Note 5)	2.7	300		
			(Note 6)	2.7	-300		μА
			(Note 5)	1.95	200		
			(Note 6)	1.95	-200		
loz	3-STATE Output Leakage		$0 \le V_O \le 3.6V$	2.7 - 3.6		±10.0	μА
			$V_I = V_{IH}$ or $V_{IL}$	2.7 - 3.6		±10.0	μΑ
I <sub>OFF</sub>	Power-OFF Leakage Current		$0 \le (V_O) \le 3.6V$	0		10.0	μΑ
I <sub>CC</sub>	Quiescent Supply Current		$V_I = V_{CC}$ or GND	2.7 - 3.6		20.0	μΑ
			$V_{CC} \le (V_O) \le 3.6V \text{ (Note 7)}$	2.7 - 3.6		±20.0	μΑ
Δl <sub>CC</sub>	Increase in I <sub>CC</sub> per Input		V <sub>IH</sub> = V <sub>CC</sub> - 0.6V	2.7 - 3.6		750	μΑ

Note 5: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 6: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

Note 7: Outputs disabled or 3-STATE only.

#### **AC Electrical Characteristics** (Note 8)

Symbol	Parameter	Conditions	V <sub>CC</sub>	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Figure
Symbol	raiametei	Conditions	(V)	Min	Max	O.I.I.S	Number
t <sub>PHL</sub> ,	Propagation Delay	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	0.8	3.3		
t <sub>PLH</sub>			$2.5 \pm 0.2$	1.0	3.8		Figures 1,
			$1.8 \pm 0.15$	1.5	7.6	ns	_
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	15.2		Figures 5,
t <sub>PZL</sub> ,	Output Enable Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	0.8	3.8		F
$t_{PZH}$			$2.5 \pm 0.2$	1.0	5.1		Figures 1, 3, 4
			$1.8 \pm 0.15$	1.5	9.8	ns	0, .
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	19.6		Figures 5, 7, 8
t <sub>PLZ</sub> ,	Output Disable Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	0.8	3.6		
$t_{PHZ}$			$2.5 \pm 0.2$	1.0	4.0		Figures 1, 3, 4
			$1.8 \pm 0.15$	1.5	7.2	ns	-, -
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	14.4		Figures 5, 7, 8
toshl	Output to Output Skew	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$		0.5		
t <sub>OSLH</sub>	(Note 9)		$2.5 \pm 0.2$		0.5	ns	
			$1.8 \pm 0.15$		0.75	115	
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1		1.5		

Note 8: For C<sub>L</sub> = 50 <sub>P</sub>F, add approximately 300 ps to the AC maximum specification.

Note 9: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>).


#### **Dynamic Switching Characteristics**

Symbol	Parameter	Conditions	V <sub>CC</sub>	$T_A = +25^{\circ}C$	Units
		- Containent	(V)	Typical	•
V <sub>OLP</sub>	Quiet Output Dynamic Peak V <sub>OL</sub>	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	0.15	
			2.5	0.25	V
			3.3	0.35	
V <sub>OLV</sub>	Quiet Output Dynamic Valley V <sub>OL</sub>	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	-0.15	
			2.5	-0.25	V
			3.3	-0.35	
V <sub>OHV</sub>	Quiet Output Dynamic Valley V <sub>OH</sub>	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	1.55	
			2.5	2.05	V
			3.3	2.65	

## Capacitance

Symbol	Parameter	Conditions	$\boldsymbol{T_A} = +25^{\circ}\boldsymbol{C}$	Units
Cymbol	i arameter	Conditions	Typical	Office
C <sub>IN</sub>	Input Capacitance	$V_{CC} = 1.8, 2.5 V \text{ or } 3.3 V, V_I = 0 V \text{ or } V_{CC}$	6.0	pF
C <sub>OUT</sub>	Output Capacitance	$V_I = 0V \text{ or } V_{CC}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	7.0	pF
C <sub>PD</sub>	Power Dissipation Capacitance	$V_{I} = 0V \text{ or } V_{CC}, f = 10 \text{ MHz}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	20.0	pF

## AC Loading and Waveforms (V $_{CC}$ 3.3V $\pm$ 0.3V to 1.8V $\pm$ 0.15V)



TEST	SWITCH
t <sub>PLH</sub> , t <sub>PHL</sub>	Open
t <sub>PZL</sub> , t <sub>PLZ</sub>	6V at $V_{CC} = 3.3 \pm 0.3V$ ; $V_{CC} \times 2$ at $V_{CC} = 2.5 \pm 0.2V$ ; $1.8V \pm 0.15V$
t <sub>PZH</sub> , t <sub>PHZ</sub>	GND

FIGURE 1. AC Test Circuit




FIGURE 2. Waveform for Inverting and Non-Inverting Functions




FIGURE 3. 3-STATE Output High Enable and Disable Times for Low Voltage Logic





FIGURE 4. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic

Symbol	V <sub>CC</sub>		
	3.3V ± 0.3V	2.5V ± 0.2V	1.8V ± 0.15V
V <sub>mi</sub>	1.5V	V <sub>CC</sub> /2	V <sub>CC</sub> /2
V <sub>mo</sub>	1.5V	V <sub>CC</sub> /2	V <sub>CC</sub> /2
V <sub>X</sub>	V <sub>OL</sub> + 0.3V	V <sub>OL</sub> + 0.15V	V <sub>OL</sub> + 0.15V
V <sub>Y</sub>	V <sub>OH</sub> – 0.3V	V <sub>OH</sub> – 0.15V	V <sub>OH</sub> – 0.15V

## AC Loading and Waveforms (V $_{CC}$ 1.5V $\pm$ 0.1V)



t<sub>PZH</sub>, t<sub>PHZ</sub>

TEST	SWITCH
t <sub>PLH</sub> , t <sub>PHL</sub>	Open
$t_{PZL}, t_{PLZ}$	$V_{CC}$ x 2 at $V_{CC} = 1.5 \pm 0.1 V$
t <sub>PZH</sub> , t <sub>PHZ</sub>	GND

FIGURE 5. AC Test Circuit




FIGURE 6. Waveform for Inverting and Non-Inverting Functions




FIGURE 7. 3-STATE Output High Enable and Disable Times for Low Voltage Logic





FIGURE 8. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic

Symbol	v <sub>cc</sub>	
	1.5V ± 0.1V	
V <sub>mi</sub>	V <sub>CC</sub> /2	
V <sub>mo</sub>	V <sub>CC</sub> /2	
V <sub>X</sub>	V <sub>OL</sub> + 0.1V	
$V_{Y}$	V <sub>OH</sub> – 0.1V	



Package Number MTD48

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com