

FEMTOCLOCK™ CRYSTAL-TO-LVPECL/LVDS/LVC MOS CLOCK GENERATOR


ICS843S2807

GENERAL DESCRIPTION

 ICS843S2807 is a low phase noise Clock Generator and is a member of the HiPerClockS™ family of high performance clock solutions from IDT. The device provides five banks of outputs and a reference clock.

The banks can be enabled by using a common output enable pin. A 25MHz crystal is used to generate the 50MHz, 66.67MHz, 87.5MHz, 100MHz, 125MHz, 133MHz and 350MHz frequencies.


PIN ASSIGNMENT



FEATURES

- Five banks of outputs:
- **Bank A:** one single-ended (QA0) LVC MOS output at: 133MHz and one (QA1/nQA1) LVPECL output at: 66.67MHz, 100MHz and 125MHz
- **Bank B:** two (QB0, QB1) LVC MOS outputs at: 50MHz
- **Bank C:** one (QC0/nQC0) differential LVPECL output at: 87.5MHz
- **Bank D:** one (QD0/nQD0) differential LVDS output at: 350MHz
- One single-ended LVC MOS reference clock output at: 25MHz
- Crystal input frequency: 25MHz
- Maximum output frequency: 350MHz
- ±5% frequency margining
- Full 3.3V operating supply
- 0°C to 70°C ambient operating temperature
- Available in both standard (RoHS 5) and lead-free (RoHS6) packages

BLOCK DIAGRAM



The Preliminary Information presented herein represents a product in pre-production. The noted characteristics are based on initial product characterization and/or qualification. Integrated Device Technology, Incorporated (IDT) reserves the right to change any circuitry or specifications without notice.

TABLE 1. PIN DESCRIPTIONS

Number	Name	Type	Description
1, 2	F_SEL0, F_SEL1	Input Pullup	Frequency select pins. LVC MOS/LVTTL interface levels. See Table 3A.
3, 16, 17, 24	V _{CC}	Power	Core supply pins.
4, 5	XTAL_IN, XTAL_OUT	Input	Crystal oscillator interface. XTAL_OUT is the output. XTAL_IN is the input.
6, 13, 20, 27, 32	V _{EE}	Power	Negative supply pins.
7, 21	V _{CCA2} , V _{CCA1}	Power	Analog supply pins.
8	RESET	Input Pulldown	Resets the dividers and PLL. LVC MOS/LVTTL interface levels.
9	OE	Input Pullup	Output enable pin. LVC MOS/LVTTL interface levels.
10	MARGIN	Input Pulldown	Selects between the margin and normal mode. LVC MOS/LVTTL interface levels. See Table 3B.
11	MARGIN_MODE	Input Pulldown	Selects between $\pm 5\%$ margin. LVC MOS/LVTTL interface levels. See Table 3B.
12	PLL_BYPASS	Input Pulldown	Selects between the PLL and XTAL as the input to the dividers. When LOW, selects PLL. When HIGH, selects XTAL. LVC MOS/LVTTL interface levels.
14, 15	QD0, nQD0	Output	Differential Bank D clock outputs. LVDS interface levels.
18, 19	nQC0, QC0	Output	Differential Bank C clock outputs. LVPECL interface levels.
22, 23	nQA1, QA1	Output	Differential Bank A clock outputs. LVPECL interface levels.
25, 30	V _{CCO_LVC MOS}	Power	Output supply pins for LVC MOS/LVTTL outputs.
26	QA0	Output	Single-ended Bank A clock output. LVC MOS/LVTTL interface levels. 15Ω impedance.
28, 29	QB1, QB0	Output	Single-ended Bank B clock outputs. LVC MOS/LVTTL interface levels. 15Ω impedance.
31	REF_OUT	Output	Reference clock output. LVC MOS/LVTTL interface levels. 15Ω impedance.

NOTE: *Pulldown* refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance				4		pF
C _{PD}	Power Dissipation Capacitance		V _{CC} , V _{CCO_LVC MOS} = 3.465V		TBD		pF
R _{PULLDOWN}	Input Pulldown Resistor				51		kΩ
R _{PULLUP}	Input Pullup Resistor				51		kΩ
R _{OUT}	Output Impedance		V _{CCO_LVC MOS} = 3.465V		15		Ω

TABLE 3A. F_SELx FUNCTION TABLE

Inputs		QA1 Output Frequency (MHz)
F_SEL1	F_SELO	
0	1	100
1	0	125
1	1	66.67 (default)

TABLE 3B. MARGIN/MARGIN_MODE FUNCTION TABLE

Inputs		Operation
MARGIN	MARGIN_MODE	
0	1	-5%
X	0	Nominal
1	1	+5%

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V _{DD}	4.6V
Inputs, V _I	-0.5V to V _{CC} + 0.5V
Outputs, I _O (LVC MOS)	-0.5V to V _{CCO_LVC MOS} + 0.5V
Outputs, I _O (LVDS)	
Continuous Current	10mA
Surge Current	15mA
Outputs, I _O (LVPECL)	
Continuous Current	50mA
Surge Current	100mA
Package Thermal Impedance, θ _{JA}	71.9°C/W (0 mps)
Junction-to-Case	
Storage Temperature, T _{STG}	-65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

TABLE 4A. POWER SUPPLY DC CHARACTERISTICS, V_{CC} = V_{CCO_LVC MOS} = 3.3V ± 5%, TA = 0°C TO 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{CC}	Core Supply Voltage		3.135	3.3	3.465	V
V _{CCA}	Analog Supply Voltage		V _{CC} - I _{CCA} * 10Ω	3.3	V _{CC}	V
V _{CCO_LVC MOS}	Output Supply Voltage		3.135	3.3V	3.465	V
I _{EE}	Power Supply Current			TBD		mA
I _{CCA}	Analog Supply Current			TBD		mA

TABLE 4B. LVCMOS/LVTTL DC CHARACTERISTICS, $V_{CC} = V_{CCO_LVCMOS} = 3.3V \pm 5\%$, $T_A = 0^\circ C$ TO $70^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{IH}	Input High Voltage		2		$V_{CC} + 0.3$	V
V_{IL}	Input Low Voltage		-0.3		0.8	V
I_{IH}	Input High Current OE, F_SEL[1:0]	$V_{CC} = V_{IN} = 3.465V$			150	μA
					5	μA
I_{IL}	Input Low Current OE, F_SEL[1:0]	$V_{CC} = 3.465V, V_{IN} = 0V$	-5			μA
			-150			μA
V_{OH}	Output High Voltage; NOTE 1	$REF_OUT, QAO, QB0, QB1$	$V_{CCO_LVCMOS} = 3.465V \pm 5\%$	2.6		V
V_{OL}	Output Low Voltage; NOTE 1	$REF_OUT, QAO, QB0, QB1$	$V_{CCO_LVCMOS} = 3.465V \pm 5\%$		0.5	V

NOTE 1: Outputs terminated with 50Ω to $V_{CCO_LVCMOS}/2$. See Parameter Measurement Information, Output Load Test Circuit diagram.

TABLE 4C. LVDS DC CHARACTERISTICS, $V_{CC} = 3.3V \pm 5\%$, $T_A = 0^\circ C$ TO $70^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{OD}	Differential Output Voltage			400		mV
ΔV_{OD}	V_{OD} Magnitude Change			50		mV
V_{OS}	Offset Voltage			1.25		V
ΔV_{OS}	V_{OS} Magnitude Change			50		mV

TABLE 4D. LVPECL DC CHARACTERISTICS, $V_{CC} = 3.3V \pm 5\%$, $T_A = 0^\circ C$ TO $70^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{OH}	Output High Voltage; NOTE 1		$V_{CC} - 1.4$		$V_{CC} - 0.9$	V
V_{OL}	Output Low Voltage; NOTE 1		$V_{CC} - 2.0$		$V_{CC} - 1.7$	V
V_{SWING}	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs terminated with 50Ω to $V_{CC} - 2V$.

TABLE 5. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation			Fundamental		
Frequency			25		MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF
Drive Level				1	mW

NOTE: Characterized using an 18pF parallel resonant crystal.



TABLE 6. AC CHARACTERISTICS, $V_{CC} = V_{CCO_LVCMOS} = 3.3V \pm 5\%$, $T_A = 0^\circ\text{C}$ TO 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f_{OUT}	Output Frequency	QD0/nQD0		350		MHz
		QA0		133		MHz
		QA1/nQA1	F_SEL1 = 1, F_SEL0 = 1	66.67		MHz
		QA1/nQA1	F_SEL1 = 0, F_SEL0 = 1	100		MHz
		QA1/nQA1	F_SEL1 = 1, F_SEL0 = 0	125		MHz
		QB0, QB1		50		MHz
		QC0/nQC0		87.5		MHz
		REF_OUT		25		MHz
$t_{sk(b)}$	Bank Skew; NOTE 1, 2	QB0, QB1		TBD		ps
$t_{jit(cc)}$	Cycle-to-Cycle Jitter; NOTE 2	REF_OUT		75		ps
		QA0		150		ps
		QB0, QB1		75		ps
		QA1/nQA1		200		ps
		QC0/nQC0		50		ps
		QD0/nQD0		50		ps
t_R / t_F	Output Rise/Fall Time	REF_OUT, QA0, QB0, QB1	20% to 80%	350		ps
		QA1/nQA1, QC0/nQC0	20% to 80%	250		ps
		QD0/nQD0	20% to 80%	400		ps
odc	Output Duty Cycle	REF_OUT, QA0, QB0, QB1		45	55	%
		QA1/nQA1, QC0/nQC0		45	55	%
		QD0/nQD0		45	55	%

NOTE 1: Defined as skew within a bank of outputs at the same voltages and with equal load conditions.



NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

PARAMETER MEASUREMENT INFORMATION





3.3V LVDS OUTPUT LOAD AC TEST CIRCUIT

3.3V LVCMOS OUTPUT LOAD AC TEST CIRCUIT



3.3V LVPECL OUTPUT LOAD AC TEST CIRCUIT


LVCMOS BANK SKEW




LVCMOS OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD

DIFFERENTIAL OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD


PARAMETER MEASUREMENT INFORMATION, CONTINUED




LVPECL OUTPUT RISE/FALL TIME




LVDS OUTPUT RISE/FALL TIME




LVC MOS OUTPUT RISE/FALL TIME



OFFSET VOLTAGE SETUP



DIFFERENTIAL OUTPUT VOLTAGE SETUP



RMS PHASE JITTER

APPLICATION INFORMATION

POWER SUPPLY FILTERING TECHNIQUES

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The ICS843S2807 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. V_{CC} , V_{CCA1} , V_{CCA2} and V_{CCO} should be individually connected to the power supply plane through vias, and $0.01\mu F$ bypass capacitors should be used for each pin. Figure 1 illustrates this for a generic V_{CC} pin and also shows that V_{CCA} requires that an additional 10Ω resistor along with a $10\mu F$ bypass capacitor be connected to the V_{CC} pin.




FIGURE 1. POWER SUPPLY FILTERING

RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

INPUTS:

LVC MOS CONTROL PINS

All control pins have internal pull-downs; additional resistance is not required but can be added for additional protection. A $1k\Omega$ resistor can be used.

OUTPUTS:

LVC MOS OUTPUTS

All unused LVC MOS output can be left floating. There should be no trace attached.

LVDS OUTPUTS

All unused LVDS output pairs can be either left floating or terminated with 100Ω across. If they are left floating, we recommend that there is no trace attached.

LVPECL OUTPUTS

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

CRYSTAL INPUT INTERFACE

The ICS843S2807 has been characterized with $18pF$ parallel resonant crystals. The capacitor values shown in Figure 2 below

were determined using a $25MHz$ crystal and were chosen to minimize the ppm error.




FIGURE 2. CRYSTAL INPUT INTERFACE

LVC MOS TO XTAL INTERFACE

The XTAL_IN input can accept a single-ended LVC MOS signal through an AC couple capacitor. A general interface diagram is shown in *Figure 3*. The XTAL_OUT pin can be left floating. The input edge rate can be as slow as 10ns. For LVC MOS inputs, it is recommended that the amplitude be reduced from full swing to half swing in order to prevent signal interference with the power rail and to reduce noise. This configuration requires that the output impedance of the driver

(Z_o) plus the series resistance (R_s) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R_1 and R_2 in parallel should equal the transmission line impedance. For most 50Ω applications, R_1 and R_2 can be 100Ω . This can also be accomplished by removing R_1 and making $R_2 50\Omega$.




FIGURE 3. GENERAL DIAGRAM FOR LVC MOS DRIVER TO XTAL INPUT INTERFACE

LVDS DRIVER TERMINATION

A general LVDS interface is shown in *Figure 4*. In a 100Ω differential transmission line environment, LVDS drivers require a matched load termination of 100Ω across near

the receiver input. For a multiple LVDS outputs buffer, if only partial outputs are used, it is recommended to terminate the unused outputs.




FIGURE 4. TYPICAL LVDS DRIVER TERMINATION

TERMINATION FOR 3.3V LVPECL OUTPUTS

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

F_{OUT} and nF_{OUT} are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50Ω




FIGURE 5A. LVPECL OUTPUT TERMINATION

transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. Figures 5A and 5B show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 5B. LVPECL OUTPUT TERMINATION

RELIABILITY INFORMATION

TABLE 7. θ_{JA} VS. AIR FLOW TABLE FOR 32 LEAD LQFP

Multi-Layer PCB, JEDEC Standard Test Boards	θ_{JA} by Velocity (Meters per Second)		
	0	1	2.5
	71.9°C/W	62.1°C/W	58.5°C/W

TRANSISTOR COUNT

The transistor count for ICS843S2807 is: 11,230

PACKAGE OUTLINE - Y SUFFIX FOR 32 LEAD LQFP




TABLE 8. PACKAGE DIMENSIONS

SYMBOL	JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS		
	BBA		
	MINIMUM	NOMINAL	MAXIMUM
N	32		
A	--	--	1.60
A1	0.05	--	0.15
A2	1.35	1.40	1.45
b	0.30	0.37	0.45
c	0.09	--	0.20
D	9.00 BASIC		
D1	7.00 BASIC		
D2	5.60 Ref.		
E	9.00 BASIC		
E1	7.00 BASIC		
E2	5.60 Ref.		
e	0.80 BASIC		
L	0.45	0.60	0.75
θ	0°	--	7°
ccc	--	--	0.10

Reference Document: JEDEC Publication 95, MS-026

TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
843S2807BY	TBD	32 Lead LQFP	tray	0°C to 70°C
843S2807BYT	TBD	32 Lead LQFP	1000 tape & reel	0°C to 70°C
843S2807BYLF	ICS43S2807BL	32 Lead "Lead-Free" LQFP	tray	0°C to 70°C
843S2807BYLFT	ICS43S2807BL	32 Lead "Lead-Free" LQFP	1000 tape & reel	0°C to 70°C

NOTE: parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology, Incorporated (IDT) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature ranges, high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

Innovate with IDT and accelerate your future networks. Contact:
www.IDT.com

For Sales

800-345-7015
 408-284-8200
 Fax: 408-284-2775

For Tech Support

netcom@idt.com
 480-763-2056

Corporate Headquarters

Integrated Device Technology, Inc.
 6024 Silver Creek Valley Road
 San Jose, CA 95138
 United States
 800 345 7015
 +408 284 8200 (outside U.S.)

Japan

NIPPON IDT KK
 Sanbancho Tokyu Bld. 7F,
 8-1 Sanbancho
 Chiyoda-ku, Tokyo 102-0075
 +81 3 3221 9822
 +81 3 3221 9824 (fax)

Asia

Integrated Device Technology
 IDT (S) Pte. Ltd.
 1 Kallang Sector, #07-01/06
 Kolam Ayer Industrial Park
 Singapore 349276
 +65 6 744 3356
 +65 6 744 1764 (fax)

Europe

IDT Europe, Limited
 321 Kingston Road
 Leatherhead, Surrey
 KT22 7TU
 England
 +44 (0) 1372 363 339
 +44 (0) 1372 378851 (fax)

