

## General Description




The AO4830 uses advanced trench technology to provide excellent  $R_{DS(ON)}$  and low gate charge. This device is suitable for use as a load switch or in PWM applications.

## Features

$V_{DS}$  (V) = 80V  
 $I_D$  = 3.5A ( $V_{GS}$  = 10V)  
 $R_{DS(ON)}$  < 75m $\Omega$  ( $V_{GS}$  = 10V)



SOIC-8



### Absolute Maximum Ratings $T_A=25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	$V_{DS}$	80	V
Gate-Source Voltage	$V_{GS}$	$\pm 30$	V
Continuous Drain Current	$I_D$	$T_A=25^\circ\text{C}$	3.5
		$T_A=70^\circ\text{C}$	2.9
Pulsed Drain Current <sup>C</sup>	$I_{DM}$	18	A
Avalanche Current <sup>C</sup>	$I_{AR}$	16	A
Repetitive avalanche energy $L=0.1\text{mH}$ <sup>C</sup>	$E_{AR}$	12.8	mJ
Power Dissipation <sup>B</sup>	$P_D$	$T_A=25^\circ\text{C}$	2
		$T_A=70^\circ\text{C}$	1.3
Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 to 150	$^\circ\text{C}$

### Thermal Characteristics

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient <sup>A</sup>	$R_{\theta JA}$	48	62.5	$^\circ\text{C}/\text{W}$
Maximum Junction-to-Ambient <sup>A,D</sup>		Steady-State	74	90
Maximum Junction-to-Lead	$R_{\theta JL}$	32	40	$^\circ\text{C}/\text{W}$

**Electrical Characteristics (T<sub>J</sub>=25°C unless otherwise noted)**

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>STATIC PARAMETERS</b>						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	I <sub>D</sub> =250μA, V <sub>GS</sub> =0V	80			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =80V, V <sub>GS</sub> =0V T <sub>J</sub> =55°C			1 5	μA
I <sub>GSS</sub>	Gate-Body leakage current	V <sub>DS</sub> =0V, V <sub>GS</sub> = ±30V			100	nA
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> I <sub>D</sub> =250μA	3.5	4.2	5	V
I <sub>D(ON)</sub>	On state drain current	V <sub>GS</sub> =10V, V <sub>DS</sub> =5V	18			A
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> =10V, I <sub>D</sub> =3.5A T <sub>J</sub> =125°C		62 113.0	75 135	mΩ
g <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> =5V, I <sub>D</sub> =3.5A		15		S
V <sub>SD</sub>	Diode Forward Voltage	I <sub>S</sub> =1A, V <sub>GS</sub> =0V		0.77	1	V
I <sub>S</sub>	Maximum Body-Diode Continuous Current				2.5	A
I <sub>SM</sub>	Pulsed Body-diode Current <sup>C</sup>				18	A
<b>DYNAMIC PARAMETERS</b>						
C <sub>iss</sub>	Input Capacitance	V <sub>GS</sub> =0V, V <sub>DS</sub> =40V, f=1MHz	510	640	770	pF
C <sub>oss</sub>	Output Capacitance		28	40	52	pF
C <sub>rss</sub>	Reverse Transfer Capacitance		12	20	30	pF
R <sub>g</sub>	Gate resistance	V <sub>GS</sub> =0V, V <sub>DS</sub> =0V, f=1MHz	0.9	1.8	2.7	Ω
<b>SWITCHING PARAMETERS</b>						
Q <sub>g(10V)</sub>	Total Gate Charge	V <sub>GS</sub> =10V, V <sub>DS</sub> =40V, I <sub>D</sub> =3.5A	8	11	13	nC
Q <sub>g(4.5V)</sub>	Total Gate Charge		4	5.5	7	
Q <sub>gs</sub>	Gate Source Charge		4	5	6	nC
Q <sub>gd</sub>	Gate Drain Charge		0.7	1.2	1.7	nC
t <sub>D(on)</sub>	Turn-On DelayTime	V <sub>GS</sub> =10V, V <sub>DS</sub> =40V, R <sub>L</sub> =8Ω, R <sub>GEN</sub> =3Ω		7.2		ns
t <sub>r</sub>	Turn-On Rise Time			2.2		ns
t <sub>D(off)</sub>	Turn-Off DelayTime			17		ns
t <sub>f</sub>	Turn-Off Fall Time			2		ns
t <sub>rr</sub>	Body Diode Reverse Recovery Time		I <sub>F</sub> =3.5A, dI/dt=300A/μs	14	20	26
Q <sub>rr</sub>	Body Diode Reverse Recovery Charge	I <sub>F</sub> =3.5A, dI/dt=300A/μs	35	50	65	nC

A. The value of R<sub>θJA</sub> is measured with the device mounted on 1in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with T<sub>A</sub> =25°C. The value in any given application depends on the user's specific board design.

B. The power dissipation P<sub>D</sub> is based on T<sub>J(MAX)</sub>=150°C, using ≤ 10s junction-to-ambient thermal resistance.

C. Repetitive rating, pulse width limited by junction temperature T<sub>J(MAX)</sub>=150°C. Ratings are based on low frequency and duty cycles to keep initial T<sub>J</sub>=25°C.

D. The R<sub>θJA</sub> is the sum of the thermal impedance from junction to lead R<sub>θJL</sub> and lead to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-ambient thermal impedance which is measured with the device mounted on 1in<sup>2</sup> FR-4 board with

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Fig 1: On-Region Characteristics (Note E)




Figure 2: Transfer Characteristics (Note E)




Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




Figure 4: On-Resistance vs. Junction Temperature (Note E)




Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)






Figure 6: Body-Diode Characteristics (Note E)


**TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**




**Figure 7: Gate-Charge Characteristics**




**Figure 8: Capacitance Characteristics**



**Figure 12: Single Pulse Avalanche capability**




**Figure 9: Maximum Forward Biased Safe Operating Area (Note F)**





**Figure 10: Single Pulse Power Rating Junction-to-Ambient (Note F)**



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS





Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms

