μPD27C256 32,768 x 8-BIT **CMOS UV/OTP EPROM**

NEC Electronics Inc.

Revision 1

January 1986

Description

The µPD27C256 is a 262,144-bit ultraviolet erasable and electrically programmable read-only memory utilizing CMOS double-polysilicon technology. The device is organized as 32K words by 8 bits and operates from a single +5V power supply. All inputs and outputs are TTL-compatible. The µPD27C256 has single location programming, three-state outputs and is pincompatible with the 27256 EPROM. It is available as a 28-pin DIP.

The µPD27C256 is available in a cerdip package with a quartz window as an ultraviolet (UV) erasable EPROM, or in a plastic package as a one-time-programmable (OTP), non-erasable EPROM.

The µPD27C256 has a Vpp of 21 V.

Features


- ☐ 32K-word by 8-bit organization
- ☐ Ultraviolet erasable and electrically programmable
- ☐ Single location programming
- ☐ High-speed programming mode
- ☐ Low power dissipation:
 - 165 mW (active)
 - $550 \mu W$ (standby)
- □ Input/output TTL-compatible for reading and programming
- ☐ Single +5 V power supply
- ☐ JEDEC vendor identification mode
- ☐ Three-state outputs
- □ Pin-compatible with µPD27256 EPROM
- ☐ CMOS double-polysilicon technology
- ☐ 28-pin DIP

Performance Ranges

	Access Time	Power Supply (Max)			
Device	(Max)	Active	Standby		
μPD27C256-15	150 ns	30 mA	100 µA		
μPD27C256-20[1]	200 ns	30 mA	100 μΑ		
μPD27C256-25[1]	250 ns	30 mA	100 μA		

Note: [1] Available as either UV or OTP OTP version is preliminary.


Pin Configuration



Pin Identification

No.	Symbol	Function
(1)	V _{PP}	Program voltage
2–10, 21, 23–27	A ₀ -A ₁₄	Address inputs
11-13, 15-19	0 ₀ -0 ₇	Data outputs
14	GND	Ground
20	ĈĒ	Chip enable
22	ŌĒ	Output enable
28	V _{CC}	+5 V power supply

Block Diagram



μPD27C256



Absolute Maximum Ratings

Power supply voltage, V _{CC}	-0.6 V to +7.0 V
Input voltage, V _{IN} [1]	$-0.6\mathrm{V}$ to $\mathrm{V_{CC}} + 0.6\mathrm{V}$
Output voltage, V _{OUT}	$-0.6\mathrm{V}$ to $\mathrm{V_{CC}}+0.6\mathrm{V}$
Operating temperature, TOPR	-10°C to 80°C
Storage temperature, T _{STG}	- 65°C to 125°C
Program voltage, V _{PP}	-0.6 V to +22 V
ID read voltage on pin 24, V _{ID}	-0.6 V to +13.5 V

Note: [1] $V_{iN} = -3.0 \text{ V}$ min for 20 ns pulse.

Comment: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Capacitance

 $T_A = 25$ °C, f = 1 MHz [Note 1]

			Limits			Test	
Parameter Symbo	Symbol	Min	Тур	Max	Unit	Conditions	
Input capacitar	ice C _{IN}			6	pF	$V_{IN} = 0 V$	
Output capacitance	C _{OUT}			12	рF	$V_{OUT} = 0 V$	

Note: [1] This parameter is sampled and not 100% tested.

DC Characteristics

T-46-13-29

Read and Standby Modes

 $T_A = 0$ °C to +70 °C, $V_{CC} = +5$ V $\pm 10\%(1)$; $V_{PP} = V_{CC}$

			Limits)		Test
Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Output voltage, high	V _{OH}	2.4			٧	$I_{OH} = -400 \mu\text{A}$
Output voltage, low	V _{OL}			0.45	V	$I_{OL} = 2.1 \text{mA}$
Input voltage, high	V _{IH}	2.0		V _{CC} +0.3	٧	
Input voltage, low	V _{IL}	-0.3		0.8	٧	
Output leakage current	l _{LO}			10	μΑ	$\overline{OE} = V_{IH},$ $V_{OUT} = 0 \text{ V to}$ V_{CC}
Input leakage current	lu			10	μΑ	$V_{IN} = 0 V \text{ to } V_{CC}$
Operating supply current	CCA1			30	mA	$\overrightarrow{CE} = V_{IL},$ $V_{IN} = V_{IH}$
Operating supply current	I _{CCA2}			30	mA	5 MHz, I _{OUT} = 0 mA
Standby supply current	I _{SB1}		•	1	mA	CE=V _{IH}
Standby supply current	I _{SB2}			100	μΑ	CE=V _{CC}
Program voltage current	I _{PP1}			100	μΑ	V _{PP} =V _{CC}

Note: [1] For μ PD27C256-15: $V_{CC} = 5 V \pm 5\%$

Program, Program Verify, and Program Inhibit Modes

 $T_A = 25$ °C ± 5 °C, $V_{CC} = +6$ V ± 0.25 V, $V_{PP} = +21$ V ± 0.5 V

		Limits			Test
Symbol	Min	Тур	Max	Unit	Conditions
V _{OH}	2.4			٧	$I_{OH} = -400 \mu\text{A}$
V _{OL}			0.45	٧	$I_{OL} = 2.1 \text{mA}$
VIH	2.0		V _{CC} +0.3	٧	
V _{IL}	-0.3		0.8	٧	
V _{ID}	11.5		12.5	٧	
LI			10	μΑ	$V_{IN} = V_{IL}$ or V_{IH}
Icc			30	mΑ	.4
I _{PP2}			30	mΑ	CE = V _{IL} , OE = V _{IH}
	Voh Vol Vih VIL VID ICC	V _{OH} 2.4 V _{OL} V _{IH} 2.0 V _{IL} -0.3 V _{ID} 11.5 I _{LI}	Symbol Min Typ VOH 2.4 VOL VIH 2.0 VIL VIL -0.3 VID ILI ICC ICC	Symbol Min Typ Max VOH 2.4 0.45 VIH 2.0 V _{CC} +0.3 VIL -0.3 0.8 VID 11.5 12.5 ILI 10	Symbol Min Typ Max Unit VOH 2.4 V VIH 2.0 V _{CC} +0.3 V VIL -0.3 0.8 V VID 11.5 12.5 V I _{LI} 10 μA I _{CC} 30 mA





AC Characteristics

Read and Standby Modes

 $T_A = 0$ °C to +70 °C, $V_{CC} = +5$ V $\pm 10\%(3)$; $V_{PP} = V_{CC}$

	Limits								
		μ PD27 (256-15	μ PD27 0	256-20[1]	μPD27C2	256-25[1]		Test
Parameter Sym	Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions[2]
Address to output delay	tacc		150		200		250	ns	$\overline{CE} = \overline{OE} = V_{IL}$
CE to output delay	tce		150	<u> </u>	200		250	ns	<u>CE</u> =V _{IL}
OE low to data output delay	toE		75		75		100	ns	CE = V _{IL}
OE high to data output float delay	t _{DF}	·-	60		60		85	ns	CE=V _{IL}
Address to output hold time	toH	0		0		0		ns	$\overline{CE} = \overline{OE} = V_{IL}$

Notes: [1] Available in either UV or OTP.

[2] Output load: see figure 1.

Input rise and fall times: 20 ns. Input pulse levels: 0.45 V to 2.4 V. Timing measurement reference levels:

Inputs: 0.8 V and 2.0 V Outputs: 0.8 V and 2.0 V.

[3] For μ PD27C256-15: $V_{CC} = 5 V \pm 5\%$

Program, Program Verify, and Program Inhibit Modes

 $T_A = 25$ °C ± 5 °C, $V_{CC} = +6$ V ± 0.25 V, $V_{PP} = +21$ V ± 0.5 V

•		Limits				Test
Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Address setup time	t _{AS}	2			μS	[Notes 2, 3, 4]
Data setup time	t _{DS}	2			μS	[Notes 2, 3, 4]
Address hold time	t _{AH}	2			μS	[Notes 2, 3, 4]
Data hold time	t _{DH}	2			μS	[Notes 2, 3, 4]
Chip enable to output float delay	t _{DF}			130	ns	[Notes 2, 3, 4]
Supply current setup time	tvs	2		-	μS	[Notes 2, 3, 4]
Program pulse width	tpW	0.95	1	1.05	ms	[Notes 2, 3, 4]
CE setup time	t _{CES}	2			μS	[Notes 2, 3, 4]
OE setup time	toes	2			μS	[Notes 2, 3, 4]
OE hold time[1]	toeh	2			μS	[Notes 2, 3, 4]
OE recovery time[1]	toR	2			μS	[Notes 2, 3, 4]
CE to output valid	t _{DV}			1	μS	[Notes 2, 3, 4]


Notes: [1] $t_{OEH} + t_{OR} \ge 50 \,\mu s$.

[2] Input pulse levels = 0.45 V to 2.4 V.

[3] Input and output timing reference levels = $0.8\,\mathrm{V}$ and $2.0\,\mathrm{V}$.

[4] Input rise and fall times = 20 ns.

Figure 1. Loading Conditions Test Circuit



Truth Table

Mode	CE (20)	OE (22)	A ₉ (24)	V _{PP} (1)	V _{CC} (28)	Outputs (11-13, 15-19)
Read	V _{IL}	V _{IL}	X	V _{CC}	V _{CC}	D _{OUT}
Standby	V _{1H}	Χ	Χ	V _{CC}	V _{CC}	Hi-Z
Program	V _{IL}	VIH	Х	Vpp	V _{CC}	D _{IN}
Program verify	V _{IL}	VIL	Х	V _{PP}	V _{CC}	D _{OUT}
Program inhibit	V _{IH}	Х	Х	V _{PP}	V _{CC}	Hi-Z
ID read	V _{IL}	V _{IL}	V _{ID}	V _{CC}	V _{CC}	D _{OUT} ∽

Note: [1] X can be either VIL or VIH.

μ**PD27C2**56

Programming Operation

High Speed Programming Mode

Begin programming by erasing all data; this places all bits in the high level (1) state. Enter data by programming a low level (0) TTL signal into the chosen bit location.

Address the first location and apply valid data at the 8 output pins. Raise V_{CC} to $+6V \pm 0.25V$; then raise V_{PP} to $\pm 21 \text{ V} \pm 0.5 \text{ V}$. Apply a 1ms ($\pm 5\%$) program pulse to CE as shown in the programming mode timing waveform. The bit is verified and the program/ no-program decision is made. If the bit is not programmed, apply another 1ms pulse to CE up to a maximum of 20 times. If the bit is programmed within 20 tries, apply an additional overprogram pulse of $(1 \times \text{number of tries})$ ms and input the next address. If the bit is not programmed in 20 tries, reject the device as a program failure.

After all bits are programmed, lower both V_{CC} and V_{PP} to $+5V \pm 5\%$ and verify all data again.

Programming Inhibit Mode

Use the programming inhibit mode to program multiple μPD27C256s connected in parallel. All like inputs (except CE, but including OE) may be common. Program individual devices by applying a low level (0) TTL pulse to the \overline{CE} input of the $\mu PD27C256$ to be programmed. Applying a high level (1) to the CE input of the other devices prevents them from being programmed.

Program Verify Mode

Perform verification on the programmed data to determine that the data was correctly programmed. The program verification can be performed with the CE and OE at low levels (0).

Erasure


Erase data on the µPD27C256 by exposing it to light with a wavelength shorter than 400 nm. Exposure to direct sunlight or fluorescent light could also erase the data. Consequently, mask the window to prevent unintentional erasure by ultraviolet rays.

Data is typically erased by 254 nm ultraviolet rays. A lighting level of 15 W-sec/cm² (min) is required to completely erase written data (ultraviolet ray intensity × exposure time).


An ultraviolet lamp rated at 12,000 µW/cm² takes approximately 15 to 20 minutes to complete erasure. Place the µPD27C256 within 2.5 cm of the lamp tubes. Remove any filter on the lamp.

Timing Waveforms

Read Mode



Program Mode






Τ΄ 46-13.29 μ**PD27C256**

Packaging Information

28-Pin Plastic DIP Package (600 mll)



N E C ELECTRONICS INC 98

DEN 6427525 0012751 4


NEC

μPD27C256


Packaging Information (cont)


T. 46-13-29

28-Pin Cerdip Package



Millimeters	Inches
38.10 max	1.5 max
2.54 max	.10 max
2.54 [TP]	.1 [TP]
.5 ± .1	.020 ^{+.004} 005
33.02	1.3
1,2 min	.047 min
3.5 ± .3	.138 ± .012
.51 min	.020 min
3.80	.150
5.08 max	.2 max
15.24[TP]	.60[TP]
14.66	.577
.25 ± .05	.01 ^{+.002} 003
8.89	.35
	38.10 max 2.54 max 2.54 [TP] .5 ± .1 33.02 1.2 min 3.5 ± .3 .51 min 3.80 5.08 max 15.24[TP] 14.66 .25 ± .05





Note:

- Each lead centerline is located within .25 mm [.01 inch] of its true position [TP] at maximum material condition.
- 2. Item "K" to center of leads when formed parallel.

83-001795B

NEC Electronics Inc.

401 Ellis Street P.O. Box 7241 Mountain View, CA 94039 TEL 415-960-6000 TWX 910-379-6985 No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics Inc. The information in this document is subject to change without notice. Devices sold by NEC Electronics Inc. are covered by the warranty and patent indemnification provisions appearing in NEC Electronics Inc. Terms and Conditions of Sale only. NEC Electronics Inc. makes no warranty, express, statutory, implied, or by description, regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. NEC Electronics Inc. makes no warranty of merchantability or fitness for any purpose. NEC Electronics Inc. assumes no responsibility for any errors that may appear in this document. NEC Electronics Inc. makes no commitment to update or to keep current the information contained in this document.