20 STERN AVE. SPRINGFIELD, NEW JERSEY 07081 U.S.A.

TELEPHONE: (973) 376-2922 (212) 227-6005

FAX: (973) 376-8960

Designer's Data Sheet Silicon Controlled Rectifiers **Reverse Blocking Triode Thyristors**

... fast switching, high-voltage Thyristors especially designed for pulse modulator applications in radar and other similar equipment.

- Guaranteed Limits on All Critical Parameters
- High-Voltage: VDRM = 300 to 800 Volts
 Maximum Turn-On Times Specified 300 to 400 ns
- Repetitive Pulse Current to 100 Amperes
- Stable Switching Characteristics Over an Operating Temperature Range From -65 to +105℃
- Pulse Repetition Rates as High as 20,000 pps
- JAN Versions Available

2N4199 thru 2N4204

SCR® **100 AMPERE PULSE** 300 thru 800 VOLTS



MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Peak Reverse Blocking Voltage, Note 1 (T _J = 105°C)	VRRM	50	Volts
*Peak Forward Blocking Voltage, Note 1 2N4199 (TC = 105°C) 2N4200 2N4201 2N4202 2N4202 2N4203 2N4204	VDRM	300 400 500 600 700 800	Volts
Repetitive Peak On-State Current (PW = 3 μs, Duty Cycle = 0.6%, T _C = 85°C)	ITRM	100	Amps
Continuous On-State Current (TC = 65°C)	IT	5	Amps
Current Application Rate, Note 2	di/dt	5000	A/μs
Peak Forward Gate Power	PGFM	20	Watts
Average Forward Gate Power	PGF(AV)	1	Watt
Peak Forward Gate Current	1GFM	5	Amps
Peak Gate Voltage — Forward Reverse, Note 3	VGFM VGRM	10 10	Voits
Operating Junction Temperature Range Blocking State Conducting State	Tj	-65 to +105 -65 to +200	°C
Storage Temperature Range	T _{stg}	-65 to +200	°C
Stud Torque		15	in. lb.

^{*}Indicates JEDEC Registered Data.

- 2. Minimum Gate Trigger Pulse: IG = 200 mA, PW = 1 μ s, t_{Γ} = 20 ns.
- 3. Do not reverse bias gate during forward conduction if anode current exceeds 10 amperes.

Designers Data for "Worst Case" Conditions — The Designers Data Sheets permit the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.



Notes: 1. Characterized for unilateral applications where reverse blocking capability is not important. Higher voltage units available upon request.

VDRM and VRRM may be applied as a continuous do voltage for zero or negative gate voltage but positive gate voltage must not be applied concurrently with a negative potential on the anoda. When checking blocking capability, do not permit the applied voltage to exceed the

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit	
*Thermal Resistance, Junction to Case	R _€ JC	3	*C/W	

ELECTRICAL CHARACTERISTICS (TC = 25°C unless otherwise noted.)

Characteristic	Fig. No.	Symbol	Min	Max	Unit
*Peak Forward or Reverse Blocking Current (Rated VDRM or VRRM, gate open) TC = 105°C	17	IDRM, IRRM	-	2	mA
Gate Trigger Current (Continuous dc) (Anode Voltage = 7 Vdc, R _L = 100 ohms, T _C = 25°C) *(Anode Voltage = 7 Vdc, R _L = 100 ohms, T _C = -65°C)	14	¹GT	=	50 100	mA
Gate Trigger Voltage (Continuous do) *(Anode Voltage = rated V _{DRM} , R _L ≈ 100 ohms, T _C ≈ 105°C) (Anode Voltage = 7 Vdc, R _L = 100 ohms, T _C = 25°C) *(Anode Voltage = 7 Vdc, R _L = 100 ohms, T _C = -65°C)	12	VGT	0.2 — —	1:5	Volts
*Holding Current (Anode Voltage = 7 Vdc, gate open, T _C = 105°C)	18	lн	3	-	mA
*Forward "On" Voltage (I _{TM} = 5 Adc, PW = 1 ms max, Duty cycle ≤ 1%)	8	VTM	2.6		Volts
*Dynamic Forward "On" Voltage (0.5 μs after 50% decay point on dynamic forward voltage waveform Forward Current: 30 A pulse. Gate Pulse: at 200 mA, PW = 1 μs, t _r = 20 ns	7	∨тм	-	25	Volts
*Turn-On Time I _{TM} = 30 A Delay Time All types Rise Time 2N4199 and 2N4200 2N4201 2N4202 2N4203 and 2N4204	1, 9 1, 11	td t _r	= = = = = = = = = = = = = = = = = = = =	200 200 150 130 100	ns
*Pulse Turn-Off Time Test Conditions: PFN discharge; Forward Current = 30 A pulse; Reverse Current = 5 A, T _C = 85°C, dv/dt = 250 V/µs to Rated V _{DRM} ; Reverse anode voltage during turn-off interval = 0 V; Reverse gate bias during turn-off interval = 6 V.	2, 13	tq	-	20	με
*Forward Voltage Application Rate (Linear Rise of Voltage) (T _C = 105°C, gate open, V _D = Rated V _{DRM})	16	dv/dt	250	_	V/µ8

^{*}JEDEC Registered Date.

2N4199 thru 2N4204

TEST CIRCUITS

FIGURE 1 - TURN-ON TIME

FIGURE 2 - TURN-OFF TIME




FIGURE 3 -- MAXIMUM ALLOWABLE FORWARD PULSE CURRENT

