# L7C194/195 64K x 4 Static RAM

### **FEATURES**

- ☐ 64K x 4 Static RAM with Common I/O
- ☐ Auto-Powerdown<sup>™</sup> Design
- ☐ Advanced CMOS Technology
- ☐ High Speed to 15 ns maximum
- ☐ Low Power Operation Active: 210 mW typical at 35 ns Standby: 5 mW typical
- ☐ Data retention at 2 V for Battery Backup Operation
- □ DSCC SMD No. 5962-88681 — L7C194 5962-89524 — L7C195
- ☐ Available 100% Screened to MIL-STD-883, Class B
- ☐ Plug Compatible with IDT 71258/ 61298 and Cypress CY7C194/195
- ☐ Package Styles Available:
  - 24/28-pin Plastic DIP
  - 24/28-pin Ceramic DIP
  - 24/28-pin Plastic SOJ
  - 28-pin Ceramic LCC

#### DESCRIPTION

The L7C194 and L7C195 are high-performance, low-power CMOS static RAMs. The storage cells are organized as 65,536 words by 4 bits per word. Data In and Data Out signals share I/O pins. The L7C194 has a single active-low Chip Enable. The L7C195 has a single Chip Enable and an Output Enable. These devices are available in four speeds with maximum access times from 15 ns to 35 ns.

Inputs and outputs are TTL compatible. Operation is from a single +5 V power supply. Power consumption is 210 mW (typical) at 35 ns. Dissipation drops to 50 mW (typical) when the memory is deselected.

Two standby modes are available. Proprietary Auto-Powerdown™ circuitry reduces power consumption automatically during read or write accesses which are longer than the

1


minimum access time, or when the memory is deselected. In addition, data may be retained in inactive storage with a supply voltage as low as 2 V. The L7C194 and L7C195 consume only 150 µW (typical) at 3 V, allowing effective battery backup operation.

The I/Ca94 and L7/195 provide asynchronous (unclocked) operation with matching access and cycle times. An active low Chip Emble and a three-state I/O bus simplify the connection of several chips for increased capacity.

Memory locations are specified on address vins A0 through A15. For the L7/2194, reading from a designated location is accomplished by presenting an address and driving  $\overline{\text{CE}}$  LOW while  $\overline{\text{WE}}$  remains HIGH. For the L7/C195,  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  must be LOW. The data in the addressed memory location will then appear on the Data Out pins within one access time. The output pins stay in a high-impedance state when  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  is HIGH, or  $\overline{\text{WE}}$  is LOW.

Writing to an addressed location is accomplished when the active-low  $\overline{\text{CE}}$  and  $\overline{\text{WE}}$  inputs are LOW. Either signal may be used to terminate the write operation. Data In and Data Out signals have the same polarity.

Latchup and static discharge protection are provided on-chip. The L7C194 and L7C195 can withstand an injection current of up to 200 mA on any pin without damage.





?)
–65°C to +150°C
–55°Cto +125°C
0.5 V to +7.0 V
3.0 V to +7.0 V
–3.0 V to +7.0 V
25 mA
> > 200 mA

Mode	Temperature Range (Ambient)	Suppry Voltage
Active Operation, Commercial	0°C to +70°C	4.5 <b>√</b> ≤ <b>v</b> cc ≤ 5.5 <b>√</b>
Active Operation, Industrial	–40°C to +85°C	/_4.5 <b>V</b> cc ≤ 5.5 <b>V</b>
Active Operation, Military	–55°C to +125°C	4.5 <b>\ \ \ \ \ \ \ \ \ \</b>
Data Retention, Commercial	0°C to +70°C	2.0 <b>V≤ √çc</b>
Data Retention, Industrial	–40°C to +85°C ///	_ 2.0 <b>∨</b> ≤ <b>V</b> ccे≤ ે5.5 V
Data Retention, Military	_55°C to +125°€ ﴿	// 2.0 <b>∨</b> ≤ <b>V</b> cc ≤ 5.5 V

ELECTR	ELECTRICAL CHARACTERISTICS Over Operating Conditions (Note 5)								
			L7	C194/1	95				
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit			
<b>V</b> OH	Output High Voltage	Vcc = 4.5 V, 10H = -4.0 mA	2.4			٧			
<b>V</b> OL	Output Low Voltage	IOL = 8 0 mA			0.4	V			
<b>V</b> IH	Input High Voltage		2.2		<b>V</b> CC +0.3	٧			
<b>V</b> IL	Input Low Voltage	(Noté 3)	-3.0		0.8	٧			
lıx	Input Leakage Current	Ground ≤ <b>V</b> in ≤ <b>V</b> cc	-10		+10	μА			
loz	Output Leakage Current	Note 4)	-10		+10	μА			
ICC2	Vcc Current, TTL Inactive	Note 7)		10	20	mA			
Іссз	Voc Corrent, CMCS Standby	(Note 8)		1	3	mA			
ICC4	Vcc Current, Data Retention	VCC = 3.0 V (Notes 9, 10)		50	200	μΑ			
CIN	nput Capacitarice	Ambient Temp = 25°C, <b>V</b> cc = 5.0 V			5	рF			
Соит	Output Capacitance	Test Frequency = 1 MHz (Note 10)			7	рF			

			L7C194/195-				
Symbol	Parameter	Test Condition	35	25	20	15	Unit
ICC1	Vcc Current, Active	(Note 6)	75	100	125	160	mA


64K x 4 Static RAM





DEVICES INCORPORATED

## SWITCHING CHARACTERISTICS Over Operating Range

READ (	CYCLE Notes 5, 11, 12, 22, 23, 24 (ns)								
				L	.7C19	4/195	_		
		35	5	2	5	2	20	1:	5
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max
<b>t</b> avav	Read Cycle Time	35		25		20		15	
<b>t</b> avqv	Address Valid to Output Valid (Notes 13, 14)		35		25		20		15
<b>t</b> axqx	Address Change to Output Change	3		3	, rev	3/		3	
<b>t</b> CLQV	Chip Enable Low to Output Valid (Notes 13, 15)		35		25		20		15
<b>t</b> CLQZ	Chip Enable Low to Output Low Z (Notes 20, 21)	3		3 *		3 /		3	
<b>t</b> CHQZ	Chip Enable High to Output High Z (Notes 20, 21)		15		18	$\nabla$	8		8
<b>t</b> olqv	Output Enable Low to Output Valid		15		12		10/		8
<b>t</b> olqz	Output Enable Low to Output Low Z (Notes 20, 21)	0 /		B		0		0	
<b>t</b> ohqz	Output Enable High to Output High Z (Notes 20, 21)		10		10		8		5
<b>t</b> PU	Input Transition to Power Up (Notes 10, 19)	10		0		0		0	
<b>t</b> PD	Power Up to Power Down (Notes 10, 19)		/35		25		20		20
<b>t</b> CHVL	Chip Enable High to Data Retention (Note 10)	9.///		0		0		0	











## 64K x 4 Static RAM

## SWITCHING CHARACTERISTICS Over Operating Range

WRITE	CYCLE Notes 5, 11, 12, 22, 23, 24 (ns)								
				L	.7C19	4/195	_		
		35		25		25 2		1:	5
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max
<b>t</b> avav	Write Cycle Time	25		20		20		15	
tCLEW	Chip Enable Low to End of Write Cycle	25		15		15		12	
<b>t</b> avbw	Address Valid to Beginning of Write Cycle	0		0		9		0	
<b>t</b> avew	Address Valid to End of Write Cycle	25		15		15		12	
<b>t</b> EWAX	End of Write Cycle to Address Change	0		0 <		0_/		0	
twlew	Write Enable Low to End of Write Cycle	20		15		<b>4</b> 5/		12)	
<b>t</b> DVEW	Data Valid to End of Write Cycle	15		10		10		/1	
<b>t</b> EWDX	End of Write Cycle to Data Change	0 /		B		0		0	
twhqz	Write Enable High to Output Low Z (Notes 20, 21)	~~	diff	B		0		0	
<b>t</b> wLQZ	Write Enable Low to Output High Z (Notes 20, 21)		10	1	1		7		5





#### 64K x 4 Static RAM


#### **NOTES**


- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- 3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at  $-0.6~\rm V$ . A current in excess of  $100~\rm mA$  is required to reach  $-2.0~\rm V$ . The device can withstand indefinite operation with inputs as low as  $-3~\rm V$  subject only to power dissipation and bond wire fusing constraints.
- 4. Tested with GND  $\leq$  **V**OUT  $\leq$  **V**CC. The device is disabled, i.e.,  $\overline{CE} = \mathbf{V}$ CC.
- 5. A series of normalized curves is available to supply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.
- 6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e.,  $\overline{CE} \leq V_{IL}$ ,  $\overline{WE} \leq V_{IL}$ . Input pulse levels are 0 to 3.0 V.
- 7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e.,  $\overline{CE} \ge V_{IH}$ .
- 8. Tested with outputs open and an address and data inputs stable. The device is continuously disabled i.e., CE = VCC. Input levels are within 0.2 V or VCC or CND.
- 9. Data retention operation requires that VCC never drop below 2. V.  $\overline{\text{CE}}$  must be  $\geq$  VCC 0.2 V. All other inputs must meet  $\overline{\text{VIN}} \geq \overline{\text{VC}} = 0.2 \, \text{V}$  or  $\overline{\text{VIN}} \leq 0.2 \, \text{V}$  to ensure full power lown. For low power version (if applicable), this requirement applies only to  $\overline{\text{CE}}$  and  $\overline{\text{WE}}$ ; there are no restrictions on data and address.
- 10. These parameters are guaranteed but not 100% tested.


- 11. Test conditions assume input transition times of less than 3 ns, reference levels of 1.5 V, output loading for specified IoL and IoH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
- 12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tavew is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
- 13.  $\overline{\text{WE}}$  is high for the read cycle.
- 14. The chip is continuously selected (CE low).
- 15. All address lines are valid prior to or coincident-with the  $\overline{CE}$  transition to active.
- 16. The internal write cycle of the memory is defined by the overlap of  $\overline{CE}$  active and  $\overline{WE}$  low. All three signals must be active to initiate a write. Any signal can terminate a write by going inactive. The address, data and control input serup and hold times should be referenced to the signal that becomes active last or becomes inactive first.
- 17. If WE goes low before or concurrent with the latter of CE going active, the output remains in a high impedance state.
- 18. If CE gos inactive before or concurrent with WE going high, the output remains in a high impedance state.
- 19. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:
- a Falling edge of CE.
- b. Falling edge of  $\overline{\text{WE}}$  ( $\overline{\text{CE}}$  active).
- c. Transition on any address line ( $\overline{\text{CE}}$  active).
- d. Transition on any data line ( $\overline{\text{CE}}$ , and  $\overline{\text{WE}}$  active).

The device automatically powers down from ICC1 to ICC2 after tPD has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.


- 20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
- 21. Transition is measured  $\pm 200$  mV from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not 100% tested.
- 22. All address timings are referenced from the last valid address line to the first transitioning address line.
- 23.  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  must be inactive during address transitions.
- 24. This product is a very high speed device and care must be taken during sesting in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A 0.01 µF high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.





















	L7C195 — ORDERING	G INFORMATION	
	28-pin — 0.3" wide		28-pin — 0.3" wide
	NC	28	NC
Speed	Plastic DIP (P10)	Ceramic DIP (C5)	Plastic SOJ (W2)
	0°C to +70°C — @mmerci		
25 ns	L7C195PC25	Ł7C195CC25	L7C195WC25
20 ns	L7C195PC28	L7C195CC20	L7C195WC20
15 ns	L7C195PC15		L7C195WC15
	–40°С to +85°С — @ммея	CIAL SCREENING	
25 ns	L7C195Pl25		L7C195WI25
20 ns	L7C195PU20		L7C195WI20
15 ns	// L7C195RI15		L7C195WI15
	F-001 4050A 6		
	+55°С to +125°С → Сими		
35 ns		L7C195CM35	
25 ns 20 ns		L7C195CM25 L7C195CM20	
	-55°C to +125°C MIL-9	STD-883 @MPLIANT	
35 ns		L7C195CMB35	
25 ns		L7C195CMB25	
20 ns		L7C195CMB20	