T-46-23-12


Features

- · Fast Read Access Time 200ns
- Low Power

110mW Maximum (Active) at Vcc = 3.0V 100μW Maximum (Standby)

- 2V Data Retention
- · Fully Static: No Clock Required
- Three Control inputs (CE₁, CE₂, and OE)
- TTL Compatible inputs and Outputs
- 3.0V to 5.5V Supply
- 28 Lead Dual In-line and Surface Mount Packages
- JEDEC Pinout
- Commercial Temperature Range

Block Diagram



Description

The AT38LV64 is a high performance CMOS static Random Access Memory. Its 64K of memory is organized as 8192 words by 8 bits. Manufactured with an advanced CMOS technology, the AT38LV64 offers an access time of 200ns with power dissipation of under 110mW at 3 volts. When the AT38LV64 is deselected, the standby current is just $100\mu A$. In addition, the AT38LV64 offers a data retention capability of only $100\mu W$ power dissipation when operated on a 2V power supply.

The AT38LV64 powers down to the standby mode when deselected (\overline{CE}_1) is HIGH or \underline{CE}_2 is LOW). The I/O pins remain in the high impedance state unless the chip is selected (\overline{CE}_1) is LOW and CE2 is HIGH), the outputs are enabled (\overline{OE}) is LOW), and Write Enable is not active (\overline{WE}) is HIGH).

The AT38LV64 is completely TTL compatible and requires a single 3V power supply. The device is fully static and does not need any clocks or refresh control signals for operation.

Pin Configurations

Pin Name	Function	
Ao-A12	Addresses	
I/O ₁ -I/O ₈	Outputs	
CE₁, CE₂	Chip Enables	
ŌĒ	Output Enable	
WE	Write Enable	
Vcc, GND	Power, Ground	
NC	No Connect	



64K (8K x 8) Low Voltage CMOS SRAM





T-46-23-12

Absolute Maximum Ratings*

Temperature Under Bias 0° C to 70° C
Storage Temperature55° C to 125° C
All Input Voltages (including NC Pins) with Respect to Ground0.3V to Vcc+0.3V
All Output Voltages with Respect to Ground0.3V to Vcc+0.3V
Maximum Supply Voltage+7.0V

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Device Operation

<u>READ</u>: When \overline{CE}_1 is LOW, CE_2 is HIGH, \overline{OE} is LOW, and \overline{WE} is HIGH, the 8 bits of data stored at the memory location determined by the address input (pins A₀ through A₁₂) are inserted on the data outputs (pins I/O₁ through I/O₈).

WRITE: When \overline{CE}_1 is LOW, CE_2 is HIGH, and \overline{WE} is LOW, the 8 bits of data placed on the input pins (I/O₁ through I/O₈) are

stored at the memory location determined by the address input (pins A_0 through A_{12}).

DATA RETENTION: When the chip is in standby mode, Vcc can be reduced to as low as 2 volts without impacting data integrity. Power dissipation will be reduced to $100 \, \mu W$ maximum.

Operating Modes

MODE\PIN	CE ₁	CE ₂	ŌĒ	WE	1/0
Read	L	Н	L	Н	Dout
Write	L	Н	X ⁽¹⁾	L	DIN
Standby ₁	Н	Х	X	Х	High Z
Standby ₂	Х	L	X	Х	High Z
Output Disable	x	×	Н	Х	High Z

Note: 1. X can be L (Low) or H (High)

D.C. and A.C. Operating Range

	AT38LV64-20		
Operating Temperature (Case) Commercial	0°C - 70°C		
Vcc Power Supply	3.0V to 5.5V		

D.C. and Operating Characteristics

T-46-23-12

Symbol	Parameter	Conditions	Min	Тур	Max	Units
lu	Input Load Current	VIN=0 to Vcc	-1.0		1.0	μA
lto	Output Leakage Current	CE ₁ = 2.2V to V _{CC} + 0.3V or CE ₂ = -0.3V to 0.8V or OE = 2.2V to V _{CC} + 0.3V or WE = -0.3V to 0.8V V _{VO} = 0 to V _{CC}	-1.0		1.0	μΑ
ISB1	Standby Current (CMOS)	$CE_2 \le 0.2V$ or $CE_1 \ge V_{CC} - 0.2V$, $CE_2 \ge V_{CC} - 0.2V$ or $CE_2 \le 0.2V$ $V_{IN} = 0$ to V_{CC}		2	100	μА
ISB2	Standby Current (TTL)	$CE_2 = -0.3V$ to 0.8V or $CE_1 = 2.2V$ to $V_{CC} + 0.3V$, $V_{IN} = 0$ to V_{CC}			3	mA.
lcc	Vcc Active Current (TTL)	$\overline{CE}_1 = -0.3V$ to 0.8V, $CE_2 = 2.2V$ to $V_{CC} + 0.3V$, $I_{OUT} = 0mA$, min cycle	,,,	20	35	mA
VIL	Input Low Voltage		-0.3		0.8	٧
ViH	Input High Voltage		2.2V		Vcc+0.3	٧
Vol	Output Low Voltage	foL = 1mA			0.4	٧
Vон	Output High Voltage	1он = -100μА	2.4			٧




Pin Capacitance (f=1MHz T=25°C) (1)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Соит	Input/Output Capacitance	Vout = 0V		6	10	pF
Cin	Input Capacitance	VIN = 0V		6	10	pF

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

Input Test Waveforms and Measurement Levels



Notes: 1. Input rise and fall time 5ns.
2. Output load: 1TTL gate + 100pF.



AMEL

T-46-23-12

A.C. Characteristics for Read


Symbol		AT38L		
	Parameter	Min	Мах	UnitS
tric	Read Cycle Time	200		ns
tacc	Address Access Time		200	ns
tCE1,tCE2	CE ₁ ,CE ₂ Access Time		200	пѕ
tŌE	OE Access Time		80	ns
tон	Output Hold Time	15		ns
tCOE1,2	CE ₁ , CE ₂ Output Enable Time	10		ns
tooe	OE Output Enable Time	5		ns
tcop1,2	CE1, CE2 Output Disable Time		80	ns
toop	OE Output Disable Time		80	ns

A.C. Characteristics for Write

		AT38L	V64-20	
Symbol	Parameter	Min	Max	Units
twc	Write Cycle Time	200		ns
tas	Address Setup Time			ns
twp	Write Pulse Width	100		ns
tcw1,2	CE ₁ , CE ₂ Setup Time	100		ns
twn	Write Recovery Time	25		ns
twn1,2	CE ₁ , CE ₂ Write Recovery Time	25		ns
tos	Data Setup Time	90		ns
tон	Data Hold Time			ns
tDH1,2	CE ₁ , CE ₂ Data Hold Time	0		ns
twoe	WE Output Enable Time	5		ns
twop	WE Output Disable Time		80	ns


A.C. Waveforms for Read Cycle (1)

T-46-23-12






A.C. Waveforms for Write Cycle 1 (WE Write) (6)





A.C. Waveforms for Write Cycle 2 (WE Write) (6)

T-46-23-12



Notes:

- During a Read Cycle, WE should be HIGH.
 During this period, I/O pins are in the output state.
 A Write occurs when CE₁, CE₂ and WE are all active at the same time.
 - A Write begins at the latest transition among \overline{CE}_1 going LOW, CE2 going HIGH and \overline{WE} going LOW.
 - A Write ends at the earliest transition among \overline{CE}_1 going HIGH, CE₂ going LOW and \overline{WE} going HIGH. two is measured from the beginning of Write to the end of Write.
- 4. tcw is measured from the later of \overline{CE}_1 going LOW or CE_2
- going HIGH to the end of Write.

 5. If \overrightarrow{OE} or \overrightarrow{CE}_1 is HIGH, or \overrightarrow{CE}_2 or \overrightarrow{WE} is LOW, Dour goes to a HIGH impedance state.

 6. During a write cycle, OE=V_{IH} or V_{IL}

 7. Dour is equal to the Input Data written during the same cycle.

- 8. Parameter is sampled and not 100% tested.

Data Retention Characteristics


T-46-23-12

Parameter	Symbol	Conditions	Min	Тур	Max	Units
Data Retention Power Supply Voltage	VDR1	CE ₁ ≥ V _{CC} - 0.2V CE ₂ ≥ V _{CC} - 0.2V or CE ₂ ≤ 0.2V	2.0		5.5	٧
	V _{DR2}	CE ₂ ≤ 0.2V	2.0		5.5	•
Data Retention Current	ICCDR1	$\frac{V_{CC}}{CE_1} \ge V_{CC} - 0.2V$ $CE_2 \ge V_{CC} - 0.2V$ or $CE_2 \le 0.2V$		1	50	μА
	ICCDR2	Vcc = 3.0V, CE ₂ ≤ 0.2V	-	1	50	μА
Chip Enable Setup Time	toda		0			ns
Chip Enable Hold Time	ta		t _{RC} ⁽¹⁾	 		ris


Note: 1. t_{RC}=Read Cycle Time



Data Retention Waveform 1 (CE₁ Control)



Data Retention Waveform 2 (CE 2 Control)







Ordering Information

T-46-23-12

tacc	lcc	(mA)	Ordorica Ordo		
(ns)	Active	Standby	Ordering Code	Ordering Code Package	Operation Range
200	35	0.1	AT38LV64L-20PC AT38LV64L-20RC	28P6 28R	Commercial (0° to 70°C)

	Package Type	100
28P6	28 Lead, 0.600* Wide, Plastic Dual Inline Package (PDIP)	
28R	28 Lead, 0.330" Wide Plastic Gull Wing Small Outline (SOIC)	