

3.3V Parallel interface transceiver/buffer**PDI1284P11****FEATURES**

- Asynchronous operation
- 8-Bit transceivers
- 6 additional buffer/driver lines peripheral to cable
- 5 additional control lines from cable
- 5V tolerant
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model
- Latch up protection exceeds 500 mA per JEDEC Std 19
- Input Hysteresis
- Low Noise Operation
- IEEE 1284 Compliant Level 1 & 2
- Overvoltage Protection on B/Y side for OFF-state
- A side 3-State option
- B side active or resistive pull up option
- Cable side V_{CC} for 5V or 3V operation

DESCRIPTION

The PDI1284P11 parallel interface chip is designed to provide an asynchronous, 8-bit, bi-directional, parallel interface for personal computers. The part includes all 19 signal lines defined by the IEEE1284 interface specification for Byte, Nibble, EPP, and ECP modes. The part is designed for hosts or peripherals operating at 3.3V to interface 3.3V or 5.0V devices.

The 8 transceiver pairs (A/B 1-8) allow data transmission from the A bus to the B bus, or from the B bus to the A bus, depending on the state of the direction pin DIR.

The B bus and the Y9-Y13 lines have either totem pole or resistor pull up outputs, depending on the state of the high drive enable pin HD. The A bus has only totem pole style outputs. All inputs are TTL compatible with at least 400mV of input hysteresis at $V_{CC} = 3.3V$.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS $T_{amb} = 25^{\circ}\text{C}; GND = 0\text{V}$	TYPICAL	UNIT
R_D	B/Y Side output resistance	$V_{CC} = 3.3V; V_O = 1.65V \pm 0.2V$ (See Figure 2)	45	Ω
R_{PU}	B/Y side pull up resistance	$V_{CC} = 3.3V$; Outputs, resistive pull up	1.4K	Ω
SR	B/Y Side slew rate	$R_L = 62\Omega; C_L = 50\text{pF}$ (See Waveform 4)	0.2	V/ns
I_{CC}	Total static current	$V_I = V_{CC}/GND; I_O = 0$	5	μA
V_{HYS}	Input hysteresis	$V_{CC} = 3.3V$	0.47	V
t_{PLH}/t_{PHL} A -B/Y	Propagation delay to the B/Y side outputs	$V_{CC} = 3.3V$	12.5/13.9	ns

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	ORDER CODE	DRAWING NUMBER
48-pin plastic SSOP Type II	0°C to +70°C	PDI1284P11 DL	SOT370-1
48-pin plastic TSSOP Type II	0°C to +70°C	PDI1284P11 DGG	SOT362-1

3.3V Parallel interface transceiver/buffer

PDI1284P11

PIN CONFIGURATION

HD	1		48	DIR
A9	2		47	Y9
A10	3		46	Y10
A11	4		45	Y11
A12	5		44	Y12
A13	6		43	Y13
Vcc	7		42	V _{CCB}
A1	8		41	B1
A2	9		40	B2
GND	10		39	GND
A3	11		38	B3
A4	12		37	B4
A5	13		36	B5
A6	14		35	B6
GND	15		34	OE _A
A7	16		33	B7
A8	17		32	B8
Vcc	18		31	V _{CCB}
PLHI	19		30	PLHO
A14	20		29	C14
A15	21		28	C15
A16	22		27	C16
A17	23		26	C17
HLHO	24		25	HLHI

SV00496


PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION
8, 9, 11, 12, 13, 14, 16, 17	A1 - A8	Data inputs/outputs
41, 40, 38, 37, 36, 35, 33, 32	B1 - B8	IEEE 1284 Std. outputs/inputs
2, 3, 4, 5, 6	A9 - A13	Data inputs
47, 46, 45, 44, 43	Y9 - Y3	IEEE 1284 Std. outputs
29, 28, 27, 26	C14 - C17	Control inputs (cable)
20, 21, 22, 23	A19 - A17	Control outputs (peripheral)
1	HD	B/Y-side high drive enable/disable
48	DIR	Direction selection A to B / B to A
19	PLHI	Peripheral logic high input (peripheral)
30	PLHO	Peripheral logic high output (cable)
25	HLHI	Host logic high input (cable)
24	HLHO	Host logic high output (cable)
10, 15, 39	GND	Ground (0V)
7, 18	V _{CC}	Positive supply voltage
31, 42	V _{CCB}	Cable side power supply voltage 3V/5V
34	OE _A	A side output enable

3.3V Parallel interface transceiver/buffer

PDI1284P11

LOGIC SYMBOL



FUNCTION TABLE

DIR	OEĀ	HD	INPUTS	OUTPUTS	OUTPUT TYPES
X	X	X	C14-17	A14-17	tP
X	X	X	HLHI	HLHO	tP
X	X	L	A9-13	Y9-13	rP
X	X	H	A9-13	Y9-13	tP
X	X	L	PLHI	PLHO	O.C.
X	X	H	PLHI	PLHO	tP
H	X	L	A1-8	B1-8	rP
H	X	H	A1-8	B1-8	tP
L	L	X	B1-8	A1-8	tP
L	H	X		A1-8	Z*
L	H	X	B1-8		rP*

A = Side driving internal IC

B = Side driving external cable (bidirectional)

C = Side receiving control signals from internal cable

Y = Side driving external cable (unidirectional)

X = Don't care – control signals in

Z = High Z or 3-State

O.C.= Open collector

tP = Totem pole output

rP = Resistive pull up: 1.4kΩ (nominal) on B/Y/C cable side and V_{CC}. However, while a B/Y side output is Low as driven by a Low signal on the A side, that particular B/Y side resistor is switched out to stop current drain from V_{CC} through it.* When DIR = L and OEĀ = H, the output signal is isolated from the input signal. B1 – 8 signals maintain an r_P = 1.4kΩ on the input for this mode.

PINS WITH PULL UP RESISTORS TO LOAD CABLE

PINS	SYMBOL	FUNCTION
47, 46, 45, 44, 43	Y9 – Y13	Output cable drivers
41, 40, 38, 37, 36, 35, 33, 32	B1 – B8	Output cable drivers
29, 28, 27, 26	C14 – C17	External cables control signal input

3.3V Parallel interface transceiver/buffer

PDI1284P11

ABSOLUTE MAXIMUM RATINGS^{1, 2}

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
	ESD Immunity, per Mil Std 883C method 3015		±1	kV
V _{CC}	DC supply voltage		-0.5 to +4.6	V
V _{CCB}	DC cable supply voltage		-0.5 to +6.5	V
I _{IK}	DC input diode current	V _I < 0	±20	mA
I _{OK}	DC output diode current	V _O < 0	±50	mA
V _{IN}	DC input voltage ³		-0.5 to +5.5	V
V _{OUT B/Y}	DC output voltage on B/Y side ³		-0.5 to +5.5	V
V _{OUT B/Y}	Transient output voltage on B/Y side ⁴	40ns transient	-2 to +7	V
V _{OUT A}	DC output voltage on A side		-0.5 to V _{CC} +0.5	V
I _O	DC output current	Outputs in High or Low state	±50	mA
T _{stg}	Storage temperature range		-60 to +150	°C
I _{CC/GND}	Continuous current through V _{CC} or GND		±200	mA

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
3. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
4. V_{OUT B/Y} (tr) guarantees only that this part will not be damaged by reflections in application so long as the voltage levels remain in the specified range.

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS		UNIT
		MIN	MAX	
V _{CC}	DC supply voltage	3.0	3.6	V
V _{CCB}	DC cable supply voltage	3.0	5.5	V
V _{IH}	High level Input voltage	2.0		V
V _{IL}	Low level input voltage		0.8	V
V _{OUT B/Y}	B/Y output voltage	-0.5	5.5	V
V _{OUT A}	A side output voltage	0	V _{CC}	V
I _{OH}	B/Y side output current High		-14	mA
I _{OL}	B/Y side output current Low		14	mA
T _{tamb}	Operating free-air temperature range	0	+70	°C

3.3V Parallel interface transceiver/buffer

PDI1284P11

DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT	
			$T_{amb} = 0^\circ\text{C to } 70^\circ\text{C}$				
			MIN	TYP	MAX		
V_{HYS} , A, B	Input hysteresis	A, B, control inputs, $V_{CC} = 3.3\text{V}$, $V_{IL} = 0.8$, $V_{IH} = 2.0$	0.4			V	
V_{IH} , A, B, PLHI	High-level input voltage	$V_{CC} = 3.0 \text{ to } 3.6\text{V}$	2.0			V	
V_{IL} , A, B, PLHI	Low-level input voltage	$V_{CC} = 3.0 \text{ to } 3.6\text{V}$			0.8	V	
V_{HYS} , C	Input hysteresis	C Inputs, $V_{CC} = 3.3\text{V}$	0.8			V	
V_{IH} , C	High-level input voltage	C Inputs, $V_{CC} = 3.0 \text{ to } 3.6\text{V}$	2.3			V	
V_{IL} , C	Low-level input voltage	$V_{CC} = 3.0 \text{ to } 3.6\text{V}$			0.8	V	
V_{IH} , HLH	High-level input voltage	$V_{CC} = 3.6\text{V}$	2.6			V	
V_{IL} , HLH	Low-level input voltage	$V_{CC} = 3.0$			1.55	V	
R_{D_P}	Output impedance	$V_{CC} = 3.3\text{V}$, $V_O = 1.65 \pm 0.1\text{V}$ See Fig. 2	35	45	55	Ω	
R_{D_N}	Output impedance	$V_{CC} = 3.3\text{V}$, $V_O = 1.65 \pm 0.1\text{V}$ See Fig. 2	35	45	55	Ω	
R_{PU}	Pull up resistance	$V_{CC} = 3.3\text{V}$, outputs in high Z	1.15	1.4	1.65	$k\Omega$	
V_{OH} , B/Y	High-level output voltage	$V_{CC} = 3.0\text{V}$, $I_{OH} = -14\text{mA}$	2.23			V	
V_{OL} , B/Y	Low-level output voltage	$V_{CC} = 3.0\text{V}$, $I_{OL} = 14\text{mA}$			0.77	V	
V_{OH} , A and HLH	High-level output voltage	$I_{OH} = -500\mu\text{A}$, $V_{CC} = 3.0\text{V}$	2.8			V	
		$I_{OH} = -4\text{mA}$, $V_{CC} = 3.0\text{V}$	2.4				
V_{OL} , A and HLH	Low-level output voltage	$I_{OL} = 50\mu\text{A}$, $V_{CC} = 3.0\text{V}$			0.2	V	
		$I_{OL} = 4\text{mA}$, $V_{CC} = 3.0\text{V}$			0.4		
V_O , PLH	High-level output voltage	$I_{OH} = 500\mu\text{A}$, $V_{CC} = 3.15\text{V}$	3.1			V	
	Low-level output voltage	$I_{OL} = 500\mu\text{A}$, $V_{CC} = 3.0\text{V}$			0.8		
I_{CC}	Quiescent supply current for V_{CC} and V_{CCB} under all conditions except when B or C inputs are LOW	$V_{CC} = 3.6\text{V}$, $V_{CCB} = 3.6\text{V to } 5.5\text{V}$ $V_{in} = 0$ or V_{CC} ; $V_{Bin} = V_{CCB}$ $V_{cin} = V_{CCB}$ or Floating		0.1	100	μA	
I_{CCBL}^2	Quiescent supply current for V_{CCB} when B or C inputs are LOW	$V_{CC} = V_{CCB} = V_{dir} = 3.6\text{V}$ $V_{in} = 0$ or V_{CC} ; $V_{cin} = 0\text{V}$		10	15	mA	
		$V_{CC} = V_{dir} = 3.6\text{V}$; $V_{CCB} = 5.5\text{V}$ $V_{in} = 0$ or V_{CC} ; $V_{cin} = 0\text{V}$		16	20	mA	
		$V_{CC} = V_{CCB} = 3.6\text{V}$; $V_{dir} = 0\text{V}$ $V_{in} = 0$ or V_{CC} ; $V_{Bin} = V_{cin} = 0\text{V}$		30	40		
		$V_{CC} = 3.6\text{V}$, $V_{CCB} = 5.5\text{V}$; $V_{dir} = 0\text{V}$ $V_{in} = 0$ or V_{CC} ; $V_{Bin} = V_{cin} = 0\text{V}$		47	60		
I_{off} C/B/Y side	Power off leakage current	$V_O = 5.5\text{V}$, $V_{CC} = V_{CCB} = 0$			+100	μA	
		$V_O = 5.5\text{V}$, $V_{CC} = 0$, $V_{CCB} = 4.5\text{V}$			± 100		
I_{in}^1	Input leakage current	Input leakage current ¹ $V_{in} = 0$ to V_{CC}			± 1	μA	
I_{OZ}^1	3-State output current	$V_{OUT} = V_{CC}$ or GND			± 20	μA	

NOTES:

- The pull up resistor on the B side outputs makes it impossible to test I_{OZ} on the B side. This applies to the input current on the C side inputs as well.
- Includes extra ICCB current from pull-up resistors, i.e. $ICCB = (\#B + \#C \text{ LOW inputs}) * (V_{CCB}/R_{PU})$.

3.3V Parallel interface transceiver/buffer

PDI1284P11

AC CHARACTERISTICSGND = 0V, $t_R = t_F = 3.0\text{ns}$, $C_L = 50\text{pF}$, $R_L = 500\Omega$

SYMBOL	PARAMETER	TEST CONDITIONS	WAVEFORMS	LIMITS			UNIT	
				$T_{amb} = 0^\circ\text{C to } +70^\circ\text{C}$				
				MIN	TYP	MAX		
t_{PLH}	Propagation delay	Path A to B or Y	2, 5	0		20	ns	
t_{PHL}				0		20		
t_{PLH}	Propagation delay	Path B to A	2, 5	0		12	ns	
t_{PHL}				0		12		
t_{PLH}	Propagation delay	Path C to A	2, 5			15	ns	
t_{PHL}						15		
t_{PLH}	Propagation delay	Path PLH	2, 5			20	ns	
t_{PHL}						20		
t_{PLH}	Propagation delay	Path HLH	2, 5			15	ns	
t_{PHL}						15		
t_{slew}	Slew rate	B or Y side outputs	4	0.05		0.4	V/ns	
t_{PHZ}	Output enable/disable time	HD to Y or B $R_L = 500\Omega$	3			20	ns	
t_{ZH}						20		
t_{DIFF}	Propagation delay difference	HD prop $t_{ZH}-t_{PHZ}$				10	ns	
t_{PHZ}	Output enable time	HD to PLHO $R_L = 500\Omega$	3			20	ns	
t_{ZH}						20		
t_{PHZ}	Output enable/disable time	Dir to B $R_L = 250\Omega$ on the B/Y side tp load	Fig 1.			50	ns	
t_{ZH}						30		
t_{PLZ}						50		
t_{ZL}						30		
t_{PHZ}	Output enable/disable time	Dir to A $R_L = 250\Omega$	Fig 1.	1		15	ns	
t_{ZH}						50		
t_{PLZ}						15		
t_{ZL}						50		
t_{PHZ}	Output enable/disable time	\overline{OEA} to A $R_L = 250\Omega$	Fig 1.	3		6	ns	
t_{ZH}						12		
t_{PLZ}						6		
t_{ZL}						12		


3.3V Parallel interface transceiver/buffer

PDI1284P11


AC WAVEFORMS

 $V_M = 1.5V$ $V_X = V_{OL} \pm 0.3V$ $V_Y = V_{OH} - 0.3V$


V_{OL} and V_{OH} are the typical output voltage drops that occur with the output load. (V_{CC} never goes below 3.0V).




Waveform 1. Input Bn to output An propagation delays



Waveform 2. Voltage Waveforms Propagation Delay Times (A To B) Measured at Output Pin



Waveform 3. 3-State enable and disable times



Waveform 4. Slew Rate Voltage Waveforms on B/Y side
 (Input pulse rise and fall time are 3ns, 150ns < pulse width < 10 μ s, for both a Low to High and a High to Low transition.)
 Slew Rate measured between 0.4V and 0.9V - rising.
 Slew Rate measured between 2.4V and 1.9V - falling.
 Slew Rate measured at V_{OUT} as specified in Waveform 5.

3.3V Parallel interface transceiver/buffer

PDI1284P11

TEST CIRCUITS AND WAVEFORMS




Figure 1. Load Circuitry for B_n to A_n Switching Times


Figure 2. Output Impedance RD

3.3V Parallel interface transceiver/buffer

PDI1284P11

SSOP48: plastic shrink small outline package; 48 leads; body width 7.5 mm

SOT370-1



0 5 10 mm
scale

DIMENSIONS (mm are the original dimensions)

UNIT	A _{max.}	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽¹⁾	e	H _E	L	L _p	Q	v	w	y	z ⁽¹⁾	θ
mm	2.8	0.4	2.35	0.25	0.3	0.22	16.00	7.6	0.635	10.4	1.4	1.0	1.2	0.25	0.18	0.1	0.85	8°
					0.2	0.13	15.75	7.4		10.1	0.6	1.0	1.0				0.40	0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT370-1		MO-118AA				93-11-02 95-02-04

3.3V Parallel interface transceiver/buffer

PDI1284P11

TSSOP48: plastic thin shrink small outline package; 48 leads; body width 6.1mm

SOT362-1



DIMENSIONS (mm are the original dimensions).

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽²⁾	e	H _E	L	L _p	Q	v	w	y	z	theta
mm	1.2 0.05	0.15 0.05	1.05 0.85	0.25	0.28 0.17	0.2 0.1	12.6 12.4	6.2 6.0	0.5	8.3 7.9	1	0.8 0.4	0.50 0.35	0.25	0.08	0.1	0.8 0.4	8° 0°

Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT362-1		MO-153ED				-93-02-03- 95-02-10