

General Description



The AOC2800 uses advanced trench technology to provide excellent $R_{SS(ON)}$, low gate charge and operation with gate voltages as low as 2.5V while retaining a 12V $V_{GS(MAX)}$ rating. It is ESD protected. This device is suitable for use as a unidirectional or bi-directional load switch, facilitated by its common-drain configuration.

Features



V _{SS}	30V
I _D (at V _{GS} =4.5V)	6A
R _{SS(ON)} (at V _{GS} =4.5V)	< 42mΩ
R _{SS(ON)} (at V _{GS} =4.0V)	< 44mΩ
R _{SS(ON)} (at V _{GS} =3.1V)	< 49mΩ
R _{SS(ON)} (at V _{GS} =2.5V)	< 61mΩ



WLCSP 1.57x1.57_4



Equivalent Circuit



Absolute Maximum Ratings T_A=25°C unless otherwise noted

Parameter	Symbol	Maximum	Units
Source-Source Voltage	V _{SS}	30	V
Gate-Source Voltage	V _{GS}	±12	V
Source Current (DC) <small>Note1</small>	I _S	6	A
Source Current (Pulse) <small>Note2</small>	I _{SM}	60	
Power Dissipation <small>Note1</small>	P _D	1.3	W
Junction and Storage Temperature Range	T _J , T _{STG}	-55 to 150	°C

Note 1. Mounted on minimum pad PCB

Note 2. PW <300 µs pulses, duty cycle 0.5% max

Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV_{SSS}	Source-Source Breakdown Voltage	$I_S=250\mu\text{A}, V_{GS}=0\text{V}$, Test Circuit 6	30			V
I_{SSS}	Zero Gate Voltage Source Current	$V_{SS}=20\text{V}, V_{GS}=0\text{V}$, Test Circuit 1 $T_J=55^\circ\text{C}$		1	5	μA
I_{GSS}	Gate leakage current	$V_{SS}=0\text{V}, V_{GS}=\pm 10\text{V}$, Test Circuit 2		1	10	
BV_{GSO}	Gate-Source Breakdown Voltage	$V_{SS}=0\text{V}, I_G=\pm 250\mu\text{A}$, Test Circuit 7	± 12			V
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{SS}=V_{GS}, I_S=250\mu\text{A}$, Test Circuit 3	0.5	1	1.5	V
$R_{SS(\text{ON})}$	Static Source to Source On-Resistance ^{Note}	$V_{GS}=4.5\text{V}, I_S=3\text{A}$, Test Circuit 4		35	42	$\text{m}\Omega$
		$T_J=125^\circ\text{C}$		53	63	
		$V_{GS}=4.0\text{V}, I_S=3\text{A}$, Test Circuit 4		37	44	
		$V_{GS}=3.1\text{V}, I_S=3\text{A}$, Test Circuit 4		41	49	
		$V_{GS}=2.5\text{V}, I_S=3\text{A}$, Test Circuit 4		49	61	
g_{FS}	Forward Transconductance ^{Note}	$V_{SS}=5\text{V}, I_S=3\text{A}$, Test Circuit 3		21		S
V_{FSS}	Diode Forward Voltage ^{Note}	$I_S=1\text{A}, V_{GS}=0\text{V}$, Test Circuit 5		0.7	1	V
DYNAMIC PARAMETERS						
C_{iss}	Input Capacitance	$V_{GS}=0\text{V}, V_{SS}=15\text{V}, f=1\text{MHz}$,		984	1180	pF
C_{oss}	Output Capacitance			93		pF
C_{rss}	Reverse Transfer Capacitance			57		pF
R_g	Gate resistance	$V_{GS}=0\text{V}, V_{SS}=0\text{V}, f=1\text{MHz}$		1.5		k Ω
SWITCHING PARAMETERS						
$t_{D(on)}$	Turn-On DelayTime	$V_{GS}=10\text{V}, V_{SS}=15\text{V}, R_L=2.4\Omega, R_{\text{GEN}}=6\Omega$,		320		ns
t_r	Turn-On Rise Time			800		ns
$t_{D(off)}$	Turn-Off DelayTime			3.8		μs
t_f	Turn-Off Fall Time			3.6		μs
Q_g	Total Gate Charge	$V_{GS1}=4.5\text{V}, V_{SS}=15\text{V}, I_S=6\text{A}$		9.1		nC

Note: Pulsed

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE


TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS


Figure 1: On-Region Characteristics





Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5: On-Resistance vs. Gate-Source Voltage




Figure 6: Body-Diode Characteristics


TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS


Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note E)




Figure 10: Single Pulse Power Rating Junction-to-Ambient (Note E)










Figure 11: Normalized Maximum Transient Thermal Impedance

TEST CIRCUIT 1 Isss POSITIVE VSS FOR ISSS+ NEGATIVE VSS FOR ISSS- 	TEST CIRCUIT 2 Igss1, 2 POSITIVE VGS FOR IGSS1+ NEGATIVE VGS FOR IGSS1- <p>When FET1 is measured between GATE and SOURCE of FET2 are shorted</p> 
TEST CIRCUIT 3 Vgs (off) <p>When FET1 is measured between GATE and SOURCE of FET2 are shorted</p> 	TEST CIRCUIT 4 Rss (on) 
TEST CIRCUIT 5 V F(ss)1, 2 <p>When FET1 measured FET2 VGS=4.5V</p> 	TEST CIRCUIT 6 BV DSS POSITIVE VSS FOR ISSS+ NEGATIVE VSS FOR ISSS- 
TEST CIRCUIT 7 BV GS01, 2 POSITIVE VSS FOR ISSS+ NEGATIVE VSS FOR ISSS- <p>When FET1 is measured between GATE and SOURCE of FET2 are shorted</p> 