

Silicon PNP Power Transistors

3CD6D

DESCRIPTION


- With TO-3 package
- Low collector saturation voltage

APPLICATIONS

- For power amplifier and low speed switching applications

PINNING(see Fig.2)

PIN	DESCRIPTION
1	Base
2	Emitter
3	Collector

Absolute maximum ratings($T_a =$)

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
V_{CBO}	Collector-base voltage	Open emitter	-110	V
V_{CEO}	Collector-emitter voltage	Open base	-110	V
V_{EBO}	Emitter-base voltage	Open collector	-4	V
I_C	Collector current		-5	A
P_C	Collector power dissipation	$T_C = 75$	50	W
T_j	Junction temperature		150	
T_{stg}	Storage temperature		-55~150	

Silicon PNP Power Transistors

3CD6D

CHARACTERISTICS

T_j=25 unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP.	MAX	UNIT
V _{(BR)CEO}	Collector-emitter breakdown voltage	I _C =-10mA ; I _B =0	-110			V
V _{(BR)EBO}	Emitter-base breakdown voltage	I _E =-1mA ; I _B =0	-4			V
V _{CEsat}	Collector-emitter saturation voltage	I _C =-2.5A; I _B =-0.5A		-1.0	-1.5	V
V _{BEsat}	Base-emitter saturation voltage	I _C =-2.5A; I _B =-0.5A			-2.0	V
I _{CBO}	Collector cut-off current	V _{CB} =-110V; I _E =0			-0.1	mA
I _{CEO}	Collector cut-off current	V _{CE} =-110V; I _E =0			-1.0	mA
I _{EBO}	Emitter cut-off current	V _{EB} =-4V; I _C =0			-0.1	mA
h _{FE}	DC current gain	I _C =-2.5A ; V _{CE} =-10V	10		180	

Silicon PNP Power Transistors

3CD6D

PACKAGE OUTLINE




Fig.2 outline dimensions (unindicated tolerance: $\pm 0.1\text{mm}$)