

MOS INTEGRATED CIRCUIT μ PD78P098B

8-BIT SINGLE-CHIP MICROCONTROLLER

The μ PD78P098B is a member of the μ PD78098B Subseries of the 78K/0 Series and is provided with an internal one-time PROM.

Because this device can be programmed by users, it is ideally suited for applications involving the evaluation of systems in development stages, small-scale production of many different products, and rapid development and time-to-market of a new product.

The functions are explained in detail in the following manuals. Be sure to read these manuals when designing your system.

 μ PD78098B Subseries User's Manual : U12761E 78K/0 Series User's Manual - Instructions : U12326E

FEATURES

- · EMI noise reduced product
- Pin-compatible with mask ROM version (except VPP pin)
- Internal PROM: 60 Kbytes Note 1

Programmable only once (ideal for small-scale production)

- Internal high-speed RAM : 1024 bytes
 Buffer RAM : 32 bytes
 Internal expansion RAM : 2048 bytes Note 2
- Operating voltage same as mask ROM version (VDD = 2.7 to 5.5 V)
- Supports QTOP™ microcontroller
- **Notes 1.** The internal PROM capacity can be changed by using the internal memory size switching register (IMS).
 - 2. Internal expansion RAM capacity can be changed by using the internal expansion RAM size switching register (IXS).
- **Remark 1.** "QTOP microcontroller" is a generic name for one-time PROM-containing microcontrollers totally supported by NEC's writing service (writing, marking, screening, and verification).
 - 2. To find how the PROM version differs from the mask ROM version, refer to "1. **DIFFERENCES BETWEEN** μ **PD78P098B AND MASK ROM VERSIONS.**"

ORDERING INFORMATION


Part Number Package μ PD78P098BGC-3B9 80-pin plastic QFP (14 × 14 mm)

The information in this document is subject to change without notice.

Document No. U12777EJ1V0DS00 (1st edition) Date Published October 1997 N

78K/0 Series Development

The following shows the 78K/0 Series products development. Subseries name are shown inside frames.



Note Under development

 μ PD78P098B

The following lists the main functional differences between subseries products.

Function		ROM		Tin	ner		8-bit 10-bit 8-b		8-bit	Serial Interface		I/O VDD MIN.	External
Subseries	Name	Capacity	8-bit	16-bit	Watch	WDT	A/D	A/D	D/A	Senai interiace	1/0	Value	Expansion
Control	μPD78075B	32K-40K	4 ch	1 ch	1 ch	1 ch	8 ch	-	2 ch	3 ch (UART: 1 ch)	88	1.8 V	Α
	μPD78078	48K-60K											
	μPD78070A	_									61	2.7 V	
	μPD780058	24K-60K	2 ch							3 ch (time division UART: 1 ch)	68	1.8 V	
	μPD78058F	48K-60K								3 ch (UART: 1 ch)	69	2.7 V	
	μPD78054	16K-60K										2.0 V	
	μPD780034	8K-32K					ı	8 ch	ı	3 ch (UART: 1 ch,	51	1.8 V	
	μPD780024						8 ch	ı		time division 3-wire: 1 ch)			
	μPD78014H									2 ch	53	1.8 V	
	μPD78018F	8K-60K											
	μPD78014	8K-32K										2.7 V	
	μPD780001	8K		ı	-					1 ch	39		N/A
	μPD78002	8K-16K			1 ch		ı				53		Α
	μPD78083				-		8 ch			1 ch (UART: 1 ch)	33	1.8 V	N/A
Inverter	μPD780964	8K-32K	3 ch	Note	-	1 ch	ı	8 ch	ı	2 ch (UART: 2 ch)	47	2.7 V	Α
control	μPD780924						8 ch	_					
FIP	μPD780208	32K-60K	2 ch	1 ch	1 ch	1 ch	8 ch	-	-	2 ch	74	2.7 V	N/A
drive	μPD780228	48K-60K	3 ch	ı	-					1 ch	72	4.5 V	
	μPD78044H	32K-48K	2 ch	1 ch	1 ch						68	2.7 V	
	μPD78044F	16K-40K								2 ch			
LCD	μPD780308	48K-60K	2 ch	1 ch	1 ch	1 ch	8 ch	-	-	3 ch (time division UART: 1 ch)	57	2.0 V	N/A
drive	μPD78064B	32K								2 ch (UART: 1 ch)			
	μPD78064	16K-32K											
IEBus	μPD78098B	40K-60K	2 ch	1 ch	1 ch	1 ch	8 ch	ı	2 ch	3 ch (UART: 1 ch)	69	2.7 V	Α
supported	μPD78098	32K-60K											
Meter	μPD780973	24K-32K	3 ch	1 ch	1 ch	1 ch	5 ch	_	-	2 ch (UART: 1 ch)	56	4.5 V	N/A
LV	μPD78P0914	32K	6 ch	_	_	1 ch	8 ch	_	_	2 ch	54	4.5 V	Α

Note 10-bit timer: 1 channel

Remark A : Available

N/A: Not available



Function Outline


It	em	Function				
Internal memory		• PROM : 60 Kbytes Note 1				
		• RAM				
		High-speed RAM : 1024 bytes				
		Buffer RAM : 32 bytes				
		Expansion RAM : 2048 bytes Note 2				
Memory space		64 Kbytes				
General-purpose r	egister	8 bits × 32 registers (8 bits × 8 registers × 4 banks)				
Minimum instruction	on execution time	Minimum instruction execution time variable function				
With	n main system clock	0.5 μs/1.0 μs/2.0 μs/4.0 μs/8.0 μs/16.0 μs (@ 6.0-MHz opera	tion)			
With	n subsystem clock	122 μs (@ 32.768-kHz operation)				
Instruction set		16-bit operation				
		Multiply/divide (8 bits × 8 bits, 16 bits ÷ 8 bits)				
		Bit manipulate (set, reset, test, Boolean operation)				
		BCD adjust, etc.				
I/O ports		Total : 69				
		CMOS input : 2				
		• CMOS I/O : 63				
		N-ch open-drain I/O : 4				
IEBus controller		Effective transmission rate: 3.9 kbps/17 kbps/26 kbps				
A/D converter		8-bit resolution × 8 channels				
D/A converter		8-bit resolution × 2 channels				
Serial interface		3-wire serial I/O/SBI/2-wire serial I/O mode selectable	: 1 channel			
		3-wire serial I/O mode (with up to 32-byte auto send/				
		receive function)	: 1 channel			
		3-wire serial I/O/UART mode selectable	: 1 channel			
Timer		16-bit timer/event counter : 1 channel				
		8-bit timer/event counter : 2 channels				
		Watch timer : 1 channel				
		Watchdog timer : 1 channel				
Timer output		3 (14-bit PWM output: 1)				
Clock output		15.6 kHz, 31.3 kHz, 62.5 kHz, 125 kHz, 250 kHz, 500 kHz, 1.	0 MHz, 2.0 MHz,			
		4.0 MHz (@ 6.0-MHz operation with main system clock)				
		32.768 kHz (@ 32.768-kHz operation with subsystem clock)				
Buzzer output		977 Hz, 1.95 kHz, 3.9 kHz, 7.8 kHz (@ 6.0-MHz operation with main system clock)				

- **Notes 1.** The internal PROM capacity can be changed by using the internal memory size switching register (IMS).
 - 2. 0 or 2048 bytes can be selected by using the internal expansion RAM size switching register (IMS).

	Item	Function			
Vectored Maskable		Internal: 14, external: 7			
interrupt Non-maskable		Internal: 1			
source Software		1			
Test input		Internal: 1, external: 1			
Operating power supply voltage		V _{DD} = 2.7 to 5.5 V			
Package		80-pin plastic QFP (14 × 14 mm)			

PIN CONFIGURATION (Top View)

- (1) Normal operation mode
 - 80-pin plastic QFP (14 X 14 mm) μPD78P098BGC-3B9



Cautions 1. Connect VPP pin directly to Vss.

- 2. The AV_{DD} pin functions as both an A/D converter power supply and a port power supply. When the μ PD78P098B is used in applications where the noise generated inside the microcontroller needs to be reduced, connect the AV_{DD} pin to another power supply that has the same potential as V_{DD}.
- 3. The AVss pin functions both as a ground of the A/D and D/A converters and as a ground of a port. When the μ PD78P098B is used in applications where the noise generated inside the microcontroller needs to be reduced, connect the AVss pin to a ground line other than Vss.

ANI0 to ANI7 : Analog Input RTP0 to RTP7 : Real-Time Output Port

ASCK : Asynchronous Serial Clock RxD : Receive Data (UART)
ASTB : Address Strobe SB0, SB1 : Serial Bus

AVDD : Analog Power Supply SCK0 to SCK2 : Serial Clock AVREF0, AVREF1 : Analog Reference Voltage SI0 to SI2 : Serial Input

AVss : Analog Ground SO0 to SO2 : Serial Output

BUSY : Busy STB : Strobe
BUZ : Buzzer Clock TI00, TI01 : Timer Input

INTP0 to INTP6 : Interrupt from Peripherals TI1, TI2 : Timer Input

P00 to P07 : Port0 TO0 to TO2 : Timer Output
P10 to P17 : Port1 TX : Transmit Data (IEBus Controller)

P20 to P27 : Port2 TxD : Transmit Data (UART)

P30 to P37 : Port3 V_{DD} : Power Supply

 P50 to P57
 : Port5
 Vss
 : Ground

 P60 to P67
 : Port6
 WAIT
 : Wait


P70 to P72 : Port7 $\overline{\text{WR}}$: Write Strobe

P120 to P127 : Port12 X1, X2 : Crystal (Main System Clock)

P130, P131 : Port13 XT1, XT2 : Crystal (Subsystem Clock)
PCL : Programmable Clock

(2) PROM programming mode

• 80-pin plastic QFP (14 \times 14 mm) μ PD78P098BGC-3B9



Cautions 1. (L) : Individually connect to Vss via a pull-down resistor.

Vss : Connect to ground.
 RESET : Keep at low level.
 Open : Leave open.

A0 to A16 : Address Bus RESET : Reset

CE : Chip Enable VDD : Power Supply

D0 to D7 : Data Bus VPP : Programming Power Supply

OE : Output Enable Vss : Ground

PGM : Program

μPD78P098B

BLOCK DIAGRAM




TABLE OF CONTENTS

1.	DIFFERENCES BETWEEN μ PD78P098B AND MASK ROM VERSIONS	. 11
2.	PIN FUNCTIONS	
	2.1 Pins in Normal Operation Mode	. 12
	2.2 Pins in PROM Programming Mode	. 16
	2.3 Pin I/O Circuits and Connection of Unused Pins	. 16
3.	INTERNAL MEMORY SIZE SWITCHING REGISTER (IMS)	. 20
4.	INTERNAL EXPANSION RAM SIZE SWITCHING REGISTER (IXS)	. 21
5.	PROM PROGRAMMING	. 22
	5.1 Operation Modes	. 22
	5.2 PROM Write Procedure	. 24
	5.3 PROM Read Procedure	. 28
6.	SCREENING OF ONE-TIME PROM VERSION	. 29
7.	ELECTRICAL SPECIFICATIONS	. 30
8.	PACKAGE DRAWING	. 64
9.	RECOMMENDED SOLDERING CONDITIONS	65
ΑP	PENDIX A. DEVELOPMENT TOOLS	. 66
A C	DENDLY R RELATED DOCUMENTS	70

 μ PD78P098B NEC

1. DIFFERENCES BETWEEN μ PD78P098B AND MASK ROM VERSIONS

The μ PD78P098B is provided with a one-time PROM to which a program can be written only once.

The functions of the μ PD78P098B, except the PROM specification and the mask option of pins P60 through P63, can be set to be the same as those of the mask ROM version by using the internal memory size switching register and internal expansion RAM size switching register.

Table 1-1 shows the differences between the μ PD78P098B and mask ROM versions.

Table 1-1. Differences between μ PD78P098B and Mask ROM Versions

Item	μPD78P098B	Mask ROM Versions	
Internal ROM structure	One-time PROM	Mask ROM	
Internal ROM capacity	60 Kbytes	μPD78095B : 40 Kbytes	
		μPD78096B : 48 Kbytes	
		μPD78098B : 60 Kbytes	
Internal expansion RAM capacity	2048 bytes	μPD78095B, 78096B : none	
		μPD78098B : 2048 bytes	
Change internal ROM capacity by	Available Note 1	Not available Note 2	
internal memory size switching register			
(IMS)			
Change internal expansion RAM	Available Note 3	Not available	
capacity with the internal expansion			
RAM size switching register (IXS)			
IC pin	Not provided	Provided	
V _{PP} pin	Provided	Not provided	
On-chip pull-up resistor mask option	Not provided	Provided	
for P60 to P63			
Electrical specifications,	Refer to the data sheet for each product		
recommended soldering conditions			

- Notes 1. Internal PROM capacity is 60 Kbytes after RESET input.
 - 2. Except when using external device expansion function with the μ PD78098B.
 - 3. Internal expansion RAM capacity is 2048 bytes after RESET input.

Caution There are differences in noise immunity and noise radiation between the PROM versions and mask ROM versions. When pre-producing an application set with the PROM version and then massproducing it with the mask ROM version, be sure to conduct sufficient evaluations for the set using consumer samples (not engineering samples) of the mask ROM versions.

Remark The internal expansion RAM size switching register (IXS) is only incorporated in the μ PD78098B and 78P098B.



2. PIN FUNCTIONS

2.1 Pins in Normal Operation Mode

(1) Port pins (1/2)

Pin Name	I/O		Function	After Reset	Alternate Function
P00	Input	Port 0.	Input only	Input	INTP0/TI00
P01	1/0	8-bit I/O port.	Input/output can be specified in 1-bit	Input	INTP0/TI00
P02			units.		INTP2
P03			When using as an input port, an on-chip		INTP3
P04			pull-up resistor can be connected by means		INTP4
P05			of software.		INTP5
P06					INTP6
P07 Note 1	Input		Input only	Input	XT1
P10 to P17	1/0	Port 1.		Input	ANI0 to ANI7
		8-bit I/O port.			
		Input/output can be sp	ecified in 1-bit units.		
		When using as an inpu	ut port, an on-chip pull-up resistor can be		
		connected by means o			
P20	1/0	Port 2.	Input	SI1	
P21		8-bit I/O port.			SO1
P22		Input/output can be sp		SCK1	
P23		When using as an inpu		STB	
P24		connected by means o		BUSY	
P25					SI0/SB0
P26					SO0/SB1
P27					SCK0
P30	1/0	Port 3.		Input	TO0
P31		8-bit I/O port.			TO1
P32		Input/output can be sp	ecified in 1-bit units.		TO2
P33		When using as an inpu	ut port, an on-chip pull-up resistor can be		TI1
P34		connected by means o	of software. Note 2		TI2
P35					PCL
P36					BUZ
P37					_

- **Notes 1.** When using the P07/XT1 pin as an input port, set bit 6 (FRC) of the processor clock control register (PCC) to 1. Do not use the feedback resistor of the subsystem clock oscillator.
 - 2. When using the P10/AN10 to P17/AN17 pins as the analog inputs of the A/D converter, on-chip pull-up resistors are automatically unconnected.

(1) Port pins (2/2)

Pin Name	I/O		After Reset	Alternate Function	
P40 to P47	1/0	Port 4.		Input	AD0 to AD7
		8-bit I/O port.			
		Input/output can be sp			
		When using as an inpu	ut port, an on-chip pull-up resistor can be		
		connected by means o	f software.		
		Test input flag (KRIF)	is set to 1 when detecting the falling edge.		
P50 to P57	1/0	Port 5.		Input	A8 to A15
		8-bit I/O port.			
		Can directly drive LED	s.		
		Input/output can be sp	ecified in 1-bit units.		
		When using as an inpu	ut port, an on-chip pull-up resistor can be		
		connected by means o	f software.		
P60	I/O	Port 6.	N-ch open-drain I/O port.	Input	-
P61		8-bit I/O port.	Can directly drive LEDs.		
P62		Input/output can be			
P63		specified in 1-bit			
P64		units.	When using as an input port, an on-chip	Input	RD
P65			pull-up resistor can be connected by means		WR
P66			of software.		WAIT
P67					ASTB
P70	I/O	Port 7.		Input	SI2/RxD
P71		3-bit I/O port.			SO2/TxD
P72		Input/output can be sp	ecified in 1-bit units.		SCK2/ASCK
		When using as an inpu	ut port, an on-chip pull-up resistor can be		
		connected by means o	f software.		
P120 to P123	I/O	Port 12.		Input	RTP0 to RTP3
P124		8-bit I/O port.			RTP4/TX
P125		Input/output can be sp	ecified in 1-bit units.		RTP5/RX
P126, P127		When using as an inpu		RTP6, RTP7	
		connected by means o			
P130, P131	I/O	Port 13.		Input	ANO0, ANO1
		2-bit I/O port.			
		Input/output can be sp	ecified in 1-bit units.		
		When using as an inpu	ut port, an on-chip pull-up resistor can be		
		connected by means o	of software.		

Caution For pins that also function as port pins, do not perform the following operations during A/D conversion. If these operations are performed, the total error ratings cannot be kept.

- (1) Rewrite the output latch whose pin is used as a port pin.
- (2) Change the output level of the pin used as an output pin, even if it is not used as a port pin.

(2) Non-port pins (1/2)

Pin Name	I/O	Function	After Reset	Alternate Function
INTP0	Input	External interrupt request input for which the effective edge (rising	Input	P00/TI00
INTP1		edge, falling edge, or both rising and falling edges) can be specified.		P01/TI01
INTP2				P02
INTP3				P03
INTP4				P04
INTP5				P05
INTP6				P06
SI0	Input	Serial interface serial data input.	Input	P25/SB0
SI1				P20
SI2				P70/RxD
SO0	Output	Serial interface serial data output.	Input	P26/SB1
SO1				P21
SO2				P71/TxD
SB0	1/0	Serial interface serial data input/output.	Input	P25/SI0
SB1				P26/SO0
SCK0	1/0	Serial interface serial clock input/output.	Input	P27
SCK1				P22
SCK2				P72/ASCK
STB	Output	Strobe signal output for serial interface automatic transmission/reception.	Input	P23
BUSY	Input	Busy input for serial interface automatic transmission/reception.	Input	P24
RxD	Input	Serial data input for asynchronous serial interface.	Input	P70/SI2
TxD	Output	Serial data output for asynchronous serial interface.	Input	P71/SO2
ASCK	Input	Serial clock input for asynchronous serial interface.	Input	P72/SCK2
T100	Input	External count clock input to 16-bit timer (TM0).	Input	P00/INTP0
TI01		Capture trigger signal input to capture register (CR00).		P01/INTP1
TI1		External count clock input to 8-bit timer (TM1).		P33
TI2		External count clock input to 8-bit timer (TM2).		P34
TO0	Output	16-bit timer (TM0) output (shared with 14-bit PWM output).	Input	P30
TO1		8-bit timer (TM1) output.		P31
TO2		8-bit timer (TM2) output.		P32
PCL	Output	Clock output (for trimming of main system clock and subsystem	Input	P35
		clock)		
BUZ	Output	Buzzer output	Input	P36
RTP0 to RTP3	Output	Real-time output port outputting data in synchronization with	Input	P120 to P123
RTP4		trigger.		P124/TX
RTP5				P125/RX
RTP6, RTP7				P126, P127
TX	Output	Data output for IEBus controller.	Input	P124/RTP4
RX	Input	Data input for IEBus controller.	Input	P125/RTP5

(2) Non-port pins (2/2)

Pin Name	I/O	Function	After Reset	Alternate Function
AD0 to AD7	1/0	Low-order address/data bus when external memory is connected.	Input	P40 to P47
A8 to A15	Output	High-order address bus when external memory is connected.	Input	P50 to P57
RD	Output	Strobe signal output for read operation on external memory.	Input	P64
WR		Strobe signal output for write operation on external memory.	Input	P65
WAIT	Input	Wait state insertion for external memory access.	Input	P66
ASTB	Output	Strobe output to externally latch address information output to	Input	P67
		ports 4 and 5 to access external memory.		
ANI0 to ANI7	Input	Analog input of A/D converter.	Input	P10 to P17
ANO0, ANO1	Output	Analog output of D/A converter.	Input	P130, P131
AV _{REF0}	Input	Reference voltage input of A/D converter.	_	=
AV _{REF1}	Input	Reference voltage input of D/A converter.	-	_
AVDD	_	Analog power supply of A/D converter.	-	-
		(alternate function : port power supply).		
AVss	_	Ground potential of A/D converter and D/A converter.	-	_
		(alternate function : port ground potential)		
RESET	Input	System reset input.	_	=
X1	Input	Crystal resonator connection for main system clock oscillation.	-	_
X2	_		_	-
XT1	Input	Crystal resonator connection for subsystem clock oscillation.	Input	P07
XT2	_		_	_
V _{DD}	_	Positive power supply (except for ports and analog units).	_	_
V _{PP}	_	High-voltage application for program write/verify.	_	_
		Connect to Vss directly in normal operation mode.		
Vss	_	Ground (except for ports and analog units).	-	_

- Cautions 1. The AV $_{DD}$ pin functions as both an A/D converter power supply and a port power supply. When the μ PD78P098B is used in applications where the noise generated inside the microcontroller needs to be reduced, connect the AV $_{DD}$ pin to another power supply that has the same potential as V $_{DD}$.
 - 2. The AVss pin functions both as a ground of the A/D and D/A converters and as a ground of a port. When the μ PD78P098B is used in applications where the noise generated inside the microcontroller needs to be reduced, connect the AVss pin to a ground line other than Vss.



2.2 Pins in PROM Programming Mode

Pin Name	I/O	Function
RESET	Input	PROM programming mode setting.
		When +5 V or +12.5 V is applied to the V _{PP} pin, and low level is applied to the RESET pin, PROM
		programming mode is set.
V _{PP}	Input	PROM programming mode setting and high-voltage application for program write/verify.
A0 to A16	Input	Address bus.
D0 to D7	1/0	Data bus.
CE	Input	PROM enable input/program pulse input.
ŌĒ	Input	Read strobe input to PROM.
PGM	Input	Program/program inhibit input in PROM programming mode.
V _{DD}	_	Positive power supply.
Vss	_	Ground.

2.3 Pin I/O Circuits and Connection of Unused Pins

Table 2-1 shows the types of I/O circuits for the various pins and the connection of unused pins. For the configuration of the various I/O circuits, refer to Figure 2-1.

Table 2-1. I/O Circuit Type of Each Pin (1/2)

Pin Name	I/O Circuit Type	I/O	Recommended Connection When Not Used
P00/INTP0/TI00	2	Input	Connect to Vss.
P01/INTP1/TI01	8-D	1/0	Individually connect to Vss via a resistor.
P02/INTP2			
P03/INTP3			
P04/INTP4			
P05/INTP5			
P06/INTP6			
P07/XT1	16	Input	Connect to V _{DD} or Vss.
P10/ANI0 to P17/ANI7	11-C	1/0	Individually connect to VDD or Vss via a resistor.
P20/SI1	8-D		
P21/SO1	5-J		
P22/SCK1	8-D		
P23/STB	5-J		
P24/BUSY	8-D		
P25/SI0/SB0	10-C		
P26/SO0/SB1			
P27/SCK0			
P30/TO0	5-J		
P31/TO1			
P32/TO2			
P33/TI1	8-D		
P34/Tl2			

Table 2-1. I/O Circuit Type of Each Pin (2/2)

Pin Name	I/O Circuit Type	I/O	Recommended Connection When Not Used
P35/PCL	5-J	1/0	Individually connect to VDD or Vss via a resistor.
P36/BUZ			
P37			
P40/AD0 to P47/AD7	5-O		Individually connect to VDD via a resistor.
P50/A8 to P57/A15	5-J		Individually connect to VDD or Vss via a resistor.
P60 to P63	13-H		Individually connect to VDD via a resistor.
P64/RD	5-J		Individually connect to VDD or Vss via a resistor.
P65/WR			
P66/WAIT			
P67/ASTB			
P70/SI2/RxD	8-D		
P71/SO2/TxD	5-J		
P72/SCK2/ASCK	8-D		
P120/RTP0 to P123/RTP3	5-J		
P124/RTP4/TX			
P125/RTP5/RX			
P126/RTP6, P127/RTP7			
P130/ANO0, P131/ANO1	12-B		Individually connect to Vss via a resistor.
RESET	2	Input	-
XT2	16	_	Leave open
AV _{REF0}	_		Connect to Vss.
AVREF1			Connect to VDD.
AVDD			Connect to another power supply of the same potential as VDD.
AVss			Connect to another ground of the same potential as Vss.
V _{PP}			Directly connect to Vss.

Type 2 Type 8-D AV_{DD} pullup P-ch enable IN O AV_{DD} data P-ch O IN/OUT Schmitt trigger input with hysteresis characteristics output disable ‴ AVss Type 5-J Type 10-C AV_{DD} AV_{DD} pullup -- P-ch pullup enable -||- P-ch enable AV_{DD} AV_{DD} data **→**P-ch data ► P-ch O IN/OUT -OIN/OUT output -N-ch open drain output disable disable M-ch ₩ AVss AVss input enable Type 5-O Type 11-C **↑**AV_{DD} AVDD pullup enable pullup enable data P-ch -AV_{DD} OIN/OUT data ≻ P-ch output -∏--N-ch disable Å -O IN/OUT ÁŸss comparator output N-ch ₩_{N-ch} disable VREF (threshold voltage) AVss input enable

Figure 2-1. I/O Circuits of Pins (1/2)




Figure 2-1. I/O Circuits of Pins (2/2)

3. INTERNAL MEMORY SIZE SWITCHING REGISTER (IMS)

This register specifies via software the part of the internal memory that is not used. By using this register, the internal memory (ROM) of the μ PD78P098B can be mapped in the same manner as that of a mask ROM version.

IMS is set by an 8-bit memory manipulation instruction.

The contents of this register are set to CFH after RESET input.

2 0 Address After reset R/W Symbol 6 IMS RAM2 RAM1 RAM0 0 ROM3 ROM2 ROM1 ROM0 FFF0H CFH R/W ROM3 ROM0 ROM2 ROM1 Selects internal ROM capacity 40 Kbytes 0 0 1 1 48 Kbytes 1 0 0 1 56 Kbytes^{Note} 1 1 1 60 Kbytes 1 Others Setting prohibited RAM2 RAM1 RAM0 Selects internal high-speed RAM capacity 0 1024 bytes 1 1 Setting prohibited Others

Figure 3-1. Format of the Internal Memory Size Switching Register

Note When using the external device expansion function, set the internal PROM capacity to 56 Kbytes or less.

Table 3-1 shows the value settings of IMS to map the memory of the μ PD78P098B in the same manner as that of the respective mask ROM version.

Table 3-1. Value Settings of the Internal Memory Size Switching Register

Mask ROM Version	IMS Value Setting
μPD78095B	CAH
μPD78096B	ССН
μPD78098B	CFH

4. INTERNAL EXPANSION RAM SIZE SWITCHING REGISTER (IXS)

This register specifies the internal expansion RAM capacity via software. By using this register, the internal expansion RAM of the μ PD78P098B can be mapped in the same manner as that of a mask ROM model.

IXS is set by an 8-bit memory manipulation instruction.

The contents of this register are set to 08H after RESET input.

Figure 4-1. Format of Internal Expansion RAM Size Switching Register




Table 4-1 shows the value settings of IXS to map the internal expansion RAM of the μ PD78P098B in the same manner as that of the respective mask ROM version.

Table 4-1. Value Settings of Internal Expansion RAM Size Switching Register

Mask ROM Version	IXS Value Setting
μPD78095B	0CH Note
μPD78096B	
μPD78098B	08H

Note Even when a program for the μ PD78P098B in which "MOV IXS, #0CH" is coded is executed on the μ PD78095B, 78096B, or 78098B, no operation is affected.

5. PROM PROGRAMMING

The μ PD78P098B is provided with a 60-Kbyte PROM as a program memory. When programming this memory, it must be set in the PROM programming mode by using the V_{PP} and $\overline{\text{RESET}}$ pins. For connections of the unused pins, refer to (2) **PROM programming mode** in **PIN CONFIGURATION (Top View)**.

Caution Write the program to addresses in the range 0000H through EFFFH (specify the last address as EFFFH). A program cannot be written with a PROM programmer that cannot specify write addresses.

5.1 Operation Modes

When +5 V or +12.5 V is applied to the V_{PP} pin and low level is applied to the \overline{RESET} pin, the PROM programming mode is set. In this mode, the operation modes shown in Table 5-1 can be selected by using the \overline{CE} , \overline{OE} , and \overline{PGM} pins.

The contents of the PROM can be read in the read mode.

CE PGM RESET ŌE Pin V_{PP} V_{DD} D0 to D7 Operation Mode L +12.5 V +6.5 V Н Data input Page data latch L Н Н L Page write High impedance Byte write L Н L Data input Program verify L L Н Data output Program inhibit Н High impedance × L L × +5 V +5 V L Read L Н Data output Output disable L Н High impedance × Standby Н High impedance × ×

Table 5-1. Operation Modes in PROM Programming Mode

×: L or H

(1) Read mode

This mode is set when both the \overline{CE} and \overline{OE} pins are made low.

(2) Output disable mode

When the $\overline{\text{OE}}$ pin is made high, data output goes into a high-impedance state, and the output disable mode is set

If two or more μ PD78P098Bs are connected to the data bus, therefore, data can be read from any one of the devices by controlling the $\overline{\text{OE}}$ pin.

(3) Standby mode

The standby mode is set when the \overline{CE} pin is made high.

In this mode, data output goes into a high-impedance state regardless of the status of the $\overline{\text{OE}}$ pin.

(4) Page data latch mode

The page data latch mode is set when the \overline{CE} and \overline{PGM} pins are made high and the \overline{OE} pin is made low at the beginning of the page write mode.

In this mode, data of 1 page and 4 bytes is latched to the on-chip address/data latch circuit.

(5) Page write mode

Page write is executed by applying a 0.1-ms program pulse (active low) to the \overline{PGM} pin with the \overline{CE} and \overline{OE} pins made high after addresses and data of 1 page and 4 bytes have been latched in the page data latch mode. After that, the program can be verified by making both the \overline{CE} and \overline{OE} pins low.

If the program cannot be written by one program pulse, writing and verifying are repeated X times ($X \le 10$).

(6) Byte write mode

Byte write is executed by applying a 0.1-ms program pulse (active low) to the \overline{PGM} pin with the \overline{CE} pin made low and \overline{OE} pin high. The program is verified by later making the \overline{OE} pin low.

If the program cannot be written by one program pulse, writing and verifying are repeated X times ($X \le 10$).

(7) Program verify mode

Program verify mode is set when the \overline{CE} and \overline{OE} pins are made low and the \overline{PGM} pin is made high. After writing the program, check in this mode whether the program has been correctly written.

(8) Program inhibit mode

This mode is used to write a program to one of two or more μ PD78P098Bs with the \overline{OE} , V_{PP}, and D0 through D7 pins connected in parallel.

To write a program, the page write or byte write mode described above is used. At this time, the program is not written to those devices whose \overline{PGM} pin is made high.

5.2 PROM Write Procedure

Start Address = G $V_{DD} = 6.5 \ V, \ V_{PP} = 12.5 \ V$ X = 0Latch Address = address + 1 Latch Address = address + 1 Latch Address = address + 1 Address = address + 1 Latch X = X+1No Yes X = 10? 0.1-ms program pulse Verifies Fail 4 bytes Pass Νo Address = N? $V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{V}, \text{ VPP} = V_{\text{DD}}$ Pass Fail Verifies all bytes All Pass End of write Defective

Figure 5-1. Page Program Mode Flowchart

G = start address

N = end address of program

μPD78P098B




Figure 5-2. Page Program Mode Timing




Figure 5-3. Byte Program Mode Flowchart

G = start address

N = end address of program

μ**PD78P098B**




Figure 5-4. Byte Program Mode Timing

- Cautions 1. Apply VDD before VPP and turn off VDD after VPP.
 - 2. Keep VPP from going above +13.5 V, including overshoot.
 - 3. If the device is inserted into or pulled out of the socket while +12.5 V is applied to VPP, the reliability may be adversely affected.


5.3 PROM Read Procedure

The contents of the PROM can be read out to the external data bus (D0 through D7) with the following procedure:

- (1) Fix the RESET pin to the low level. Supply +5 V to the VPP pin. Connect the unused pins as described in (2) PROM programming mode in PIN CONFIGURATION (Top View).
- (2) Supply +5 V to the VDD and VPP pins.
- (3) Input the address of the data to be read to the A0 through A16 pins.
- (4) The read mode is set.
- (5) Data is output to the D0 through D7 pins.

Figure 5-5 shows the timing of steps (2) through (5) above.

Figure 5-5. PROM Read Timing



μ**PD78P098B**

6. SCREENING OF ONE-TIME PROM VERSION

The one-time PROM version (μ PD78P098BGC-3B9) cannot be completely tested by NEC before shipment. It is recommended that screening be implemented to verify the PROM after data has been written to the PROM and the device has been stored under the following conditions:

Storage Temperature	Storage Time
125°C	24 hours

NEC provides a writing, marking, screening, and verifying service for one-time PROMs, called QTOP microcontroller. This service for the μ PD78P098B is in preparation. For details, consult NEC.

 μ PD78P098B



7. ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^{\circ}C$)

Parameter	Symbol	Test Conditions			Ratings	Unit
	V _{DD}				-0.3 to + 7.0	V
	V _{PP}				-0.3 to +13.5	٧
Supply voltage	AV _{DD}				-0.3 to V _{DD} + 0.3	٧
,	AVREFO				-0.3 to V _{DD} + 0.3	٧
	AV _{REF1}				-0.3 to V _{DD} + 0.3	٧
	AVss				-0.3 to +0.3	V
Input voltage	Vıı	P30 to P37, F	P10 to P17, P2 P40 to 47, P50 to P120 to P127, RESET	P57, P64 to P67,	-0.3 to V _{DD} +0.3	V
	Vı2	P60 to P63	N-ch open dra	in	-0.3 to +16	٧
	Vıз	A9	PROM program	nming mode	-0.3 to +13.5	٧
Output voltage	Vo				-0.3 to V _{DD} + 0.3	V
Analog input voltage	Van	P10 to P17	Analog input p	ins	AVss - 0.3 to AVREFO + 0.3	٧
		1 pin			-10	mA
Output current high	Іон		1 to P06, P30 to P120 to P127	P37, P56, P57,	-15	mA
			to P17, P20 to P2 P70 to P72, P1		-15	mA
				Peak value	30	mA
		1 pin		r.m.s. value	15	mA
		T-4-1 f DE	0.1- DEE	Peak value	100	mA
		Total for P5	0 10 P55	r.m.s. value	70	mA
		T-1-1 (D50	DE7 D00 to D00	Peak value	100	mA
Output current low	OL ^{Note}	Total for Pob,	P57, P60 to P63	r.m.s. value	70	mA
		Total for P10 t	o P17, P20 to P27,	Peak value	50	mA
		P130, P131		r.m.s. value 20		mA
		Total for P0 P30 to P37,		Peak value	50	mA
		P120 to P12		r.m.s	20	mA
Operating ambient temperature	Та				-40 to +85	°C
Storage temperature	Tstg				-65 to +150	°C
Total power dissipation	Pd				650	mW

Note The r.m.s. (root mean square) value should be calculated as follows: [r.m.s. value] = [Peak value] $x\sqrt{Duty}$

Caution Product quality may suffer if the absolute maximum rating is exceeded for even a single parameter, or even momentarily. In other words, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions which ensure that the absolute maximum ratings are not exceeded.

Remark Unless otherwise specified, alternate function characteristics are the same as port pin characteristics.

MAIN SYSTEM OLOCK	OSCILLATOR CHARACTERISTIC	CS /Tx = _40 to ±85°C	: Vnn - 27 to 55 V)

Resonator	Recommended Circuit	Parameter	Test Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator	X2 X1 VPP	Oscillation frequency (fx) Note 1	V _{DD} = Oscillation voltage range	1.0	6.0	6.29	MHz
	C2	Oscillation stabilization time Note 2	After VDD has reached MIN. of oscillation voltage range			4	ms
	X2 X1 V _{PP}	Oscillation frequency (fx) Note 1		1.0	6.0	6.29	MHz
Crystal resonator		Oscillation stabilization time Note 2	VDD = 4.5 to 5.5 V			10	ms
						30	
External clock	X1 X2	X1 input frequency (fx) Note 1		1.0	6.0	6.29	MHz
	PD74HCH04	X1 input high-/low-level	When fxx = fx	85		500	ns
	μPD74HCU04 🛕	width (txH/txL)	Other than above	72		500	ns

- Notes 1. Only the oscillator characteristics are shown. See the AC characteristics for instruction execution times.
 - 2. This is the time required for oscillation to stabilize after a reset or STOP mode release.
- Cautions 1. When the main system clock oscillator is used, the following should be noted concerning wiring in the area in the figure enclosed by a broken line to prevent the influence of wiring capacitance, etc.
 - The wiring should be kept as short as possible.
 - No other signal lines should be crossed.
 - . Keep away from lines carrying a high fluctuating current.
 - The oscillator capacitor grounding point should always be at the same potential as Vss.
 - Do not connect to a ground pattern carrying a high current.
 - No signals should be extracted from the oscillator.
 - 2. When the main system clock is stopped and the device is operating on the subsystem clock, wait until the oscillation stabilization time has been secured by the program before switching back to the main system clock.



SUBSYSTEM CLOCK OSCILLATOR CHARACTERISTICS (Ta = -40 to +85 °C, VDD = 2.7 to 5.5 V)

Resonator	Recommended Circuit	Parameter	Test Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator	VPP XT2 XT1	Oscillation frequency (f _{XT}) Note 1		32	32.768	35	MHz
	C4 C3	Oscillation	VDD = 4.5 to 5.5 V		1.2	2	s
	<u>'-</u>	stabilization time Note 2				10	3
External clock	XT2 XT1	X1 input frequency (f _{XT}) Note 1		32		100	kHz
	7	X1 input high-/low-level width (tхтн/tхтг)		5		15	μs

- Notes 1. Only the oscillator characteristics are shown. See the AC characteristics for instruction execution times.
 - 2. This is the time required for oscillation to stabilize after power (VDD) is turned on.
- Cautions 1. When the subsystem clock oscillator is used, the following should be noted concerning wiring in the area in the figure enclosed by a broken line to prevent the influence of wiring capacitance, etc.
 - The wiring should be kept as short as possible.
 - No other signal lines should be crossed.
 - Keep away from lines carrying a high fluctuating current.
 - The oscillator capacitor grounding point should always be at the same potential as Vss.
 - Do not connect to a ground pattern carrying a high current.
 - No signals should be extracted from the oscillator.
 - The subsystem clock oscillator is a low-amplitude circuit in order to achieve a low consumption current, and is more prone to malfunction due to noise than the main system clock oscillator. Particular care is therefore required with the wiring method when the subsystem clock is used.

CAPACITANCE (TA = 25°C, VDD = Vss = 0 V)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
Input capacitance	Сім	f = 1 MHz Unmeasured pins returned to 0 V.				15	pF
Input/output capacitance	Сю	f = 1 MHz Unmeasured pins returned to 0 V.	P01 to P06, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P72, P120 to P127, P130, P131			15	pF
			P60 to P63			20	pF

Remark Unless otherwise specified, alternate function characteristics are the same as port pin characteristics.



DC CHARACTERISTICS ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, $V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$)

Parameter	Symbol	Condition	s	MIN.	TYP.	MAX.	Unit
Input voltage high	V _{IH1}	P10 to P17, P21, P23, P30 to P32, P35 to P37, P40 to P47, P50 to P57, P64 to P67, P71, P120 to P127, P130, P131		0.7V _{DD}		V _{DD}	V
	V _{IH2}	P00 to P06, P20, P22, P24 to P27 RESET	, P33, P34, P70, P72,	0.8V _{DD}		V _{DD}	V
	VIH3	P60 to P63, N-ch open drain		0.7V _{DD}		15	V
	V _{IH4}	X1, X2		V _{DD} - 0.5		VDD	V
	V _{IH5}	XT1/P07, XT2	$4.5 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	0.8V _{DD}		VDD	V
			2.7 V ≤ V _{DD} < 4.5 V	0.9V _{DD}		VDD	V
Input voltage low	VIL1	P10 to P17, P21, P23, P30 to P32 P50 to P57, P64 to P67, P71, P12		0		0.3V _{DD}	V
	V _{IL2}	P00 to P06, P20, P22, P24 to P27 RESET	, P33, P34, P70, P72,	0		0.2V _{DD}	V
	VIL3	P60 to P63, N-ch open drain	$4.5~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$	0		0.3V _{DD}	V
			2.7 V ≤ V _{DD} < 4.5 V	0		0.2V _{DD}	V
	V _{IL4}	X1, X2		0		0.4	٧
	VIL5	XT1/P07, XT2	V _{DD} = 4.5 to 5.5 V	0		0.2V _{DD}	V
				0		0.1V _{DD}	V
Output voltage high	V он1	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, \text{ IoH} = -1 \text{ mA}$		V _{DD} - 1.0			V
		Іон = -100 μΑ		V _{DD} - 0.5			V
Output voltage low	V _{OL1}	P50 to P57, P60 to P63	V _{DD} = 4.5 to 5.5 V, lo _L = 15 mA		0.4	2.0	V
		P01 to P06, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P64 to P67, P70 to P72, P120 to P127, P130, P131	V _{DD} = 4.5 to 5.5 V, lo _L = 1.6 mA			0.4	V
	Vol2	SB0, SB1, SCK0	V_{DD} = 4.5 to 5.5 V, Open drain, when pullded up (R = 1 k Ω)			0.2V _{DD}	V
	Volз	IoL = 400 μA				0.5	٧

Remark Unless otherwise specified, alternate function characteristics are the same as port pin characteristics.



DC CHARACTERISTICS ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, $V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$)

Parameter	Symbol	Test	Conditions	MIN.	TYP.	MAX.	Unit
Input leakage current high	Ішн1	VIN = VDD	P00 to P06, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P72, P120 to P127, P130, P131, RESET			3	μΑ
	ILIH2		X1, X2, XT1/P07, XT2			20	μΑ
	Ілінз	V _{IN} = 15 V	P60 to P63			80	μΑ
Input leakage	ILIL1	VIN = 0 V	P00 to P06, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P72, P120 to P127, P130, P131, RESET			-3	μΑ
	ILIL2		X1, X2, XT1/P07, XT2			-20	μΑ
	ILIL3		P60 to P63			-3 Note	μΑ
Output leakage current high	Ігон	Vout = VDD				3	μΑ
Output leakage current low	ILOL	Vout = 0 V				-3	μΑ
Software pull-up	R	V _{IN} = 0 V, P01 to P06, P10 to P17, P20 to P27, P30 to P37, P40 to P47,	4.5 ≤ V _{DD} ≤ 5.5 V	15	40	90	kΩ
resistor		P50 to P57, P64 to P67, P70 to P72, P120 to P127, P130, P131	2.7 ≤ V _{DD} ≤ 4.5 V	20		500	kΩ

Note For P60 to P63, a low-level input leak current of $-200 \,\mu\text{A}$ (MAX.) flows only during the 1.5 clocks (no-wait time) after an instruction has been executed to read out port 6 (P6) or port mode register 6 (PM6). Outside the period of 1.5 clocks following execution a read-out instruction, the current is $-3 \,\mu\text{A}$ (MAX.).

Remark Unless otherwise specified, alternate function characteristics are the same as port pin characteristics.



DC CHARACTERISTICS ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, $V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
		5.0-MHz crystal oscillation operating mode	V _{DD} = 5.0 V ±10% Note 6		5	15	mA
		$(fxx = 2.5 \text{ MHz})^{\text{Note 2}}$	V _{DD} = 3.0 V ±10% Note 7		0.7	2.7	mA
		5.0-MHz crystal oscillation operating mode	V _{DD} = 5.0 V ±10% Note 6		9	30	mA
Supply current Note 1	I _{DD1}	(fxx = 5.0 MHz) Note 3	V _{DD} = 3.0 V ±10% Note 7		1	3.7	mA
		6.29-MHz crystal oscillation operating mode (fxx = 2.1 MHz) Note 4	V _{DD} = 5.0 V ±10% Note 6		4.8	17.4	mA
		6.29-MHz crystal oscillation operating mode (fxx = 4.19 MHz) Note 5	V _{DD} = 5.0 V ±10% Note 6		8.5	28.5	mA

- **Notes 1.** Current flow in V_{DD} and AV_{DD} pins. However this does not include current flow in the A/D converter, D/A converter, and an on-chip pull-up resistor.
 - 2. When bit 0 (IECL10) of clock switching select register 1 (IECL1) is set to 0, bit 0 (IECL20) of clock switching select register 2 (IECL2) is set to 0, and oscillator mode select register (OSMS) is set to 00H.
 - 3. When IECL10 is set to 0, IECL20 to 0, and OSMS is set to 01H.
 - **4.** When IECL10 is set to 1, IECL20 to 0, and OSMS is set to 00H. Expresses only power supply characteristics. For IEBus standards refer to the IEBus controller characteristics.
 - **5.** When IECL10 is set to 1, IECL20 to 0, and OSMS is set to 01H. Expresses only power supply characteristics. For IEBus standards refer to the IEBus controller characteristics.
 - 6. During high-speed operation (when the processor clock control register (PCC) is set to 00H).
 - 7. During low-speed operation (when PCC is set to 04H).

Remark fxx: Main system clock frequency



DC CHARACTERISTICS (TA = -40 to +85°C, VDD = 2.7 to 5.5 V)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
Supply current Note 1	I _{DD2}	5.0-MHz crystal oscillation HALT mode	$V_{DD} = 5.0 \text{ V} \pm 10\% ^{\text{Note 7}}$		1.5	4.5	mA
		(fxx = 2.5 MHz) Note 2	V _{DD} = 3.0 V ±10% Note 8		0.5	1.5	mA
		5.0-MHz crystal oscillation HALT mode	$V_{DD} = 5.0 \text{ V} \pm 10\% ^{\text{Note 7}}$		1.8	5.4	mA
		(fxx = 5.0 MHz) Note 3	V _{DD} = 3.0 V ±10% Note 8		0.7	2.1	mA
		6.29-MHz crystal oscillation HALT mode (fxx = 2.1 MHz) Note 4	$V_{DD} = 5.0 \text{ V} \pm 10\% \text{ Note } 7$		1.5	4.5	mA
		6.29-MHz crystal oscillation HALT mode (fxx = 4.19 MHz) Note 5	$V_{DD} = 5.0 \text{ V} \pm 10\% \text{ Note 7}$		1.8	5.4	mA
	IDD3	32.768-kHz crystal oscillation operating	V _{DD} = 5.0 V ±10%		135	270	μΑ
		mode Note 6	V _{DD} = 3.0 V ±10%		95	190	μΑ
	I _{DD4}	32.768-kHz crystal oscillation HALT	V _{DD} = 5.0 V ±10%		25	55	μΑ
		mode Note 6	V _{DD} = 3.0 V ±10%		5	15	μΑ
	IDD5	XT1 = 0 V STOP mode	V _{DD} = 5.0 V ±10%		1	30	μΑ
		Feedback resistor used	V _{DD} = 3.0 V ±10%		0.5	10	μΑ
	IDD6	XT1 = 0 V STOP mode	VDD = 5.0 V ±10%		0.1	30	μΑ
		Feedback resistor not used	VDD = 3.0 V ±10%		0.05	10	μΑ

- Notes 1. Current flow in VDD and AVDD pins. However this does not include current flow in the A/D converter, D/A converter, and an on-chip pull-up resistor.
 - 2. When bit 0 (IECL10) of clock switching select register 1 (IECL1) is set to 0, bit 0 (IECL20) of clock switching select register 2 (IECL2) is set to 0, and oscillator mode select register (OSMS) is set to 00H.
 - 3. When IECL10 is set to 0, IECL20 to 0, and OSMS is set to 01H.
 - 4. When IECL10 is set to 1, IECL20 to 0, and OSMS is set to 00H. Expresses only power supply characteristics. For IEBus standards refer to the IEBus controller characteristics.
 - **5.** When IECL10 is set to 1, IECL20 to 0, and OSMS is set to 01H. Expresses only power supply characteristics. For IEBus standards refer to the IEBus controller characteristics.
 - 6. When main system clock is stopped.
 - 7. During high-speed operation (when the processor clock control register (PCC) is set to 00H).
 - 8. During low-speed operation (when PCC is set to 04H).

Remark fxx: Main system clock frequency



AC CHARACTERISTICS

(1) Basic Operation ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, $V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$)

Parameter	Symbol		Test Conditions				MAX.	Unit
Cycle time	Тсч	Operates with main	fxx = fx/2	V _{DD} = 4.0 to 5.5 V	0.64		64	μs
(Minimum instruction		system clock			1.27		64	μs
execution time)		(MCS = 0 Note 1,	fxx = fx/3	V _{DD} = 4.0 to 5.5 V	0.95		64	μs
		fx = 6.29 MHz)			1.91		64	μs
			fxx = fx/6		1.91		64	μs
			fxx = fx/9		2.86		64	μs
		Operates with main	fxx = fx	V _{DD} = 4.0 to 5.5 V	0.64		32	μs
		system clock			1.27		32	μs
		(MCS = 1 Note 2,	fxx = 2fx/3	V _{DD} = 4.0 to 5.5 V	0.48		32	μs
		fx = 6.29 MHz)			1.91		32	μs
			fxx = fx/3		1.91		32	μs
			fxx = 2fx/9		1.43		32	μs
		Operates with subsyster	m clock		40 Note 3	122	125	μs
TI00 input frequency	f ⊤100,	fTIOO = tTHOO + tTILOO			0		1/t⊤100	MHz
TI00 input high-/low-	t тіноо,				8/fsam			μs
level width	t _{TIL00}				(Note 4)			
TI01, TI1, TI2 input	t _{TI1}	V _{DD} = 4.5 V to 5.5 V			0		4	MHz
frequency					0		275	kHz
TI01, TI1, TI2 input	t тін1,	V _{DD} = 4.5 V to 5.5 V			100			ns
high-/low-level width	tTIL1				1.8			μs
Interrupt request input	tinth,	INTP0			Note 4 8/fsam			μs
high-/low-level width	tINTL	INTP1 to INTP6			10			μs
		KR0 to KR7			10			μs
RESET INPUT high-/	trst				10			μs
low-level width								

Notes 1. When the oscillation mode select register (OSMS) is set to 00H.

2. When OSMS is set to 01H.

3. Value when an external clock is used. This is 114 μ s (MIN.) when using the crystal resonator.

4. By setting the sampling clock select register (SCS) bits 0, 1 (SCS0, SCS1), the following settings can be specified.

 $f_{sam} = f_{xx}/2^{N}$, $f_{xx}/32$, $f_{xx}/64$, $f_{xx}/128$ (N = 0 to 4).


Remarks fxx: Main system clock frequency

fx: Main system clock oscillation frequency


37

μ**PD78P098B**


Tcy vs Vop (Main System Clock (IECL10 = 0, IECL20 = 0, MCS = 0) Operation)




Tcy vs V_{DD} (Main System Clock (IECL10 = 0,



Tcy vs Vob (Main System Clock (IECL10 = 1, IECL20 = 0, MCS = 0) Operation)




Tcy vs Vod (Main System Clock (IECL10 = 1, IECL20 = 1, MCS = 0) Operation)




Remarks IECL10: Bit 0 of clock switching select register 1 (IECL1)

IECL20 : Bit 0 of clock switching select register 2 (IECL2) MCS : Bit 0 of oscillation mode select register (OSMS)


Tcy vs Vop (Main System Clock (IECL10 = 0, IECL20 = 0, MCS = 1) Operation)




Tcy vs V_{DD} (Main System Clock (IECL10 = 1, IECL20 = 0, MCS = 1) Operation)



Tcy vs V_{DD} (Main System Clock (IECL10 = 0, IECL20 = 1, MCS = 1) Operation)



Tcy vs V_{DD} (Main System Clock (IECL10 = 1, IECL20 = 1, MCS = 1) Operation)



Remarks IECL10: Bit 0 of clock switching select register 1 (IECL1)

IECL20 : Bit 0 of clock switching select register 2 (IECL2) MCS : Bit 0 of oscillation mode select register (OSMS)



(2) Read/Write Operations

(a) When MCS = 1, PCC2 to PCC0 = 000B ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, $V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
ASTB high-level width	tasth		0.85tcy - 50		ns
Address setup time	tads		0.85tcy - 50		ns
Address hold time	tadh		50		ns
Data input time from address	tADD1			(2.85 + 2n)tcy - 80	ns
Bata input time worn address	tADD2			(4 + 2n)tcy - 100	ns
Data input time from RD↓	tRDD1			(2 + 2n)tcy - 100	ns
	tRDD2			(2.85 + 2n)tcy - 100	ns
Read data hold time	tпон		0		ns
RD low-level width	t _{RDL1}		(2 + 2n)tcy - 60		ns
TIE IOW IOVOI WIGHT	tRDL2		(2.85 + 2n)tcy - 60		ns
WAIT↓ input time from RD↓	tRDWT1			0.85tcy - 50	ns
Will will the non-riby	tRDWT2			2tcy - 60	ns
$\overline{ extsf{WAIT}} \downarrow$ input time from $\overline{ extsf{WR}} \downarrow$	twrwt			2tcy - 60	ns
WAIT low-level width	tw⊤∟		(1.15 + 2n)tcr	(2 + 2n)tcy	ns
Write data setup time	twos		(2.85 + 2n)tcy - 100		ns
Write data hold time	twoн		20		ns
WR low-level width	twrL1		(2.85 + 2n)tey - 60		ns
RD↓ delay time from ASTB↓	tastrd		25		ns
WR↓ delay time from ASTB↓	tastwr		0.85tcy + 20		ns
ASTB↑delay time from RD↑ in external fetch	trdast		0.85tcy - 10	1.15tcy + 20	ns
Address hold time from RD↑ in external fetch	trdadh		0.85tcy - 50	1.15tcy + 50	ns
Write data output time from RD↑	trowo		40		ns
Write data output time from WR↓	twrwd		0	50	ns
Address hold time from WR↑	twradh		0.85tcy	1.15tcy + 40	ns
RD↑ delay time from WAIT↑	twrnd		1.15tcy + 40	3.15tcy + 40	ns
WR↑ delay time from WAIT↑	twrwn		1.15tcy + 30	3.15tcy + 30	ns

- Remarks 1. MCS: Bit 0 of the oscillation mode select register (OSMS)
 - 2. PCC2 to PCC0: Bit 2 to 0 of the processor clock control register (PCC)
 - 3. tcy = Tcy/4
 - 4. n indicates the number of waits.



(b) Except when MCS = 1, PCC2 to PCC0 = 000B ($T_A = -40$ to +85°C, $V_{DD} = 2.7$ to 5.5 V)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
ASTB high-level width	tasth		tcy - 80		ns
Address setup time	tads		tcy - 80		ns
Address hold time	tadh		0.4tcy - 10		ns
Data input time from address	tADD1			(3 + 2n)tcy - 160	ns
	tADD2			(4 + 2n)tcy - 200	ns
Data input time from RD↓	tRDD1			(1.4 + 2n)tcy - 70	ns
	tRDD2			(2.4 + 2n)tcy - 70	ns
Read data hold time	tпрн		0		ns
RD low-level width	tRDL1		(1.4 + 2n)tcy - 20		ns
	tRDL2		(2.4 + 2n)tcy - 20		ns
WAIT↓ input time from RD↓	tRDWT1			tcy - 100	ns
	tRDWT2			2tcy - 100	ns
WAIT↓ input time from WR↓	twrwt			2tcy - 100	ns
WAIT low-level width	twTL		(1 + 2n)tcy	(2 + 2n)tcr	ns
Write data setup time	twos		(2.4 + 2n)tcy - 60		ns
Write data hold time	twoH		20		ns
WR low-level width	twrL1		(2.4 + 2n)tcy - 20		ns
RD↓ delay time from ASTB↓	tastrd		0.4tcy - 30		ns
WR↓ delay time from ASTB↓	tastwr		1.4tcy - 30		ns
ASTB↑delay time from RD↑ in external fetch	trdast		tcy — 10	tcy + 20	ns
Address hold time from RD↑ in external fetch	trdadh		tcy – 50	tcy + 50	ns
Write data output time from RD↑	trowo		0.4tcy - 20		ns
Write data output time from WR↓	twrwd		0	60	ns
Address hold time from WR↑	twradh		tcy	tcy + 60	ns
RD↑ delay time from WAIT↑	twrnd		0.6tcy + 180	2.6tcy + 180	ns
WR↑ delay time from WAIT↑	twrws		0.6tcy + 120	2.6tcy + 120	ns

- Remarks 1. MCS: Bit 0 of the oscillation mode select register (OSMS)
 - 2. PCC2 to PCC0: Bit 2 to 0 of the processor clock control register (PCC)
 - **3.** tcy = Tcy/4
 - 4. n indicates the number of waits.



(3) Serial Interface ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, $V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$)

(a) Serial interface channel 0

(i) 3-wire serial I/O mode (SCK0 ... internal clock output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tkcy1	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	800			ns
			1600			ns
SCK0 high-/low-level width	t кн1,	V _{DD} = 4.5 to 5.5 V	tксү1/2 — 50			ns
	t _{KL1}		tксү1/2 — 100			ns
SI0 setup time (to SCK0↑)	tsik1	V _{DD} = 4.5 to 5.5 V	100			ns
			150			ns
SI0 hold time (from SCK0↑)	tksı1		400			ns
SO0 output delay time from SCK0↓	tkso1	C = 100 pF Note			300	ns

Note C is the SO0 output line load capacitance.

(ii) 3-wire serial I/O mode (SCK0 ... external clock input)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tkcy2	V _{DD} = 4.5 to 5.5 V	800			ns
			1600			ns
SCK0 high-/low-level width	t кн2,	V _{DD} = 4.5 to 5.5 V	400			ns
	t _{KL2}		800			ns
SI0 setup time (to SCK0↑)	tsık2		100			ns
SI0 hold time (from SCK0↑)	tksi2		400			ns
SO0 output delay time from SCK0↓	tkso2	C = 100 pF Note			300	ns
SCK0 rise/fall time	tR2, tF2	When using external device expansion function			160	ns
		When not using external device expansion function			1000	ns

Note C is the SO0 output line load capacitance.

42



(iii) SBI mode (SCK0 ... internal clock output)

Parameter	Symbol	Test C	onditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tксүз	$V_{DD} = 4.5 \text{ to } 5.$	5 V	800			ns
				3200			ns
SCK0 high-/low-level width	t кнз,	V _{DD} = 4.5 to 5.	5 V	tксүз/2 — 50			ns
	tкıз			tксүз/2 — 150			ns
SB0, SB1 setup time (to SCK0↑)	tsık3	V _{DD} = 4.5 to 5.5 V		100			ns
				300			ns
SB0, SB1 hold time (from SCK0↑)	tкsіз			tксүз/2			ns
SB0, SB1 output delay time from	tkso3	$R = 1 k\Omega$,	V _{DD} = 4.5 to 5.5 V	0		250	ns
<u>scko</u> ↓		C = 100 pF Note		0		1000	ns
SB0, SB1↓ from SCK0↑	tкsв			tксүз			ns
SCK0↓ from SB0, SB1↓	t sbk			tксүз			ns
SB0, SB1 high-level width	tsвн			tксүз			ns
SB0, SB1 low-level width	tsbl			tксүз			ns

Note R and C are the SB0 and SB1 output line load resistance and load capacitance.

(iv) SBI mode (SCK0 ... external clock input)

Parameter	Symbol	Test C	onditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tkcy4	$V_{DD} = 4.5 \text{ to } 5.$	5 V	800			ns
				3200			ns
SCK0 high-/low-level width	t кн4,	V _{DD} = 4.5 to 5.	5 V	400			ns
	tĸL4			1600			ns
SB0, SB1 setup time (to SCK0↑)	tsik4	V _{DD} = 4.5 to 5.	5 V	100			ns
				300			ns
SB0, SB1 hold time (from SCK0↑)	tksi4			tkcy4/2			ns
SB0, SB1 output delay time from	tkso4	$R = 1 k\Omega$,	V _{DD} = 4.5 to 5.5 V	0		300	ns
<u>scko</u> ↓		C = 100 pF Note		0		1000	ns
SB0, SB1↓ from SCK0↑	tкsв			tkcy4			ns
SCK0↓ from SB0, SB1↓	t sBK			tkcy4			ns
SB0, SB1 high-level width	tsвн			tkcy4			ns
SB0, SB1 low-level width	tsBL tsBL			tkcy4			ns
SCK0 rise/fall time	tR4, tF4	When using external device expansion function				160	ns
		When not usin	-			1000	ns

Note R and C are the SB0 and SB1 output line load resistance and load capacitance.



(v) 2-wire serial I/O mode (SCK0 ... internal clock output)

Parameter	Symbol	Test 0	Test Conditions		TYP.	MAX.	Unit
SCK0 cycle time	tkcy5	$R = 1 k\Omega$,	V _{DD} = 4.5 to 5.5 V	1600			ns
		C = 100 pF Note		3200			ns
SCK0 high-level width	t кн5			tkcy5/2 – 160			ns
SCK0 low-level width	tĸL5			tkcy5/2 - 50			ns
SB0, SB1 setup time (to SCK0↑)	tsık5		V _{DD} = 4.5 to 5.5 V	300			ns
				350			ns
SB0, SB1 hold time (from SCK0↑)	tksi5			600			ns
SB0, <u>SB1</u> output delay time from SCK0↓	tкsоs			0		300	ns

Note R and C are the SCK0, SB0 and SB1 output line load resistance and load capacitance.

(vi) 2-wire serial I/O mode (SCK0 ... external clock input)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tkcys	V _{DD} = 4.5 to 5.5 V	1600			ns
			3200			ns
SCK0 high-level width	t кн6		650			ns
SCK0 low-level width	tkl6		800			ns
SB0, SB1 setup time (to SCK0↑)	tsik6		100			ns
SB0, SB1 hold time (from SCK0↑)	tksi6		tkcy6/2			ns
SB0, <u>SB1</u> output delay time from SCK0 ↓	tkso6	R = 1 k Ω , C = 100 pF Note	0		300	ns
SCK0 rise/fall time	tre, tre	When using external device expansion function			160	ns
		When not using external device expansion function			1000	ns

Note R and C are the SCK0, SB0 and SB1 output line load resistance and load capacitance.

44



(b) Serial interface channel 1

(i) 3-wire serial I/O mode (SCK1 ... internal clock output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK1 cycle time	tkcy7	V _{DD} = 4.5 to 5.5 V	800			ns
			1600			ns
SCK1 high-/low-level width	t кн7,	V _{DD} = 4.5 to 5.5 V	tксүт/2 — 50			ns
	t _{KL7}		tксүт/2 — 100			ns
SI1 setup time (to SCK1↑)	tsık7	V _{DD} = 4.5 to 5.5 V	100			ns
			150			ns
SI1 hold time (from SCK1↑)	tksi7		400			ns
SO1 output delay time from SCK1↓	tkso7	C = 100 pF Note			300	ns

Note C is the SO1 output line load capacitance.

(ii) 3-wire serial I/O mode (SCK1 ... external clock input)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK1 cycle time	tксув	V _{DD} = 4.5 to 5.5 V	800			ns
			1600			ns
SCK1 high-/low-level width	t кнв,	V _{DD} = 4.5 to 5.5 V	400			ns
	t _{KL8}		800			ns
SI1 setup time (to SCK1↑)	tsікв		100			ns
SI1 hold time (from SCK1↑)	tksi8		400			ns
SO1 output delay time from SCK1↓	tkso8	C = 100 pF Note			300	ns
SCK1 rise/fall time	tns, trs	When using external device expansion function			160	ns
		When not using external device expansion function			1000	ns

Note C is the SO1 output line load capacitance.



(iii) Automatic transmission/reception function 3-wire serial I/O mode (SCK1 ... internal clock output)

Parameter	Symbol	Test C	onditions	MIN.	TYP.	MAX.	Unit
SCK1 cycle time	tkcy9	$V_{DD} = 4.5 \text{ to } 5.$.5 V	800			ns
				1600			ns
SCK1 high-/low-level width	t кнэ,	V _{DD} = 4.5 to 5	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$				ns
	t _{KL9}			tксүэ/2 — 100			ns
SI1 setup time (to SCK1↑)	tsik9	V _{DD} = 4.5 to 5	V _{DD} = 4.5 to 5.5 V				ns
				150			ns
SI1 hold time (from SCK1↑)	tksi9			400			ns
SO1 output delay time from SCK1↓	tkso9	C = 100 pF Note	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$			300	ns
STB↑ from SCK1↑	tsBD		•	tксүэ/2 — 100		tксүэ/2 + 100	ns
Strobe signal high-level width	tssw			tксүэ — 30		tксүэ + 30	ns
Busy signal setup time (to busy signal detection timing)	tBYS			100			ns
Busy signal hold time	tвүн	V _{DD} = 4.5 to 5.5	5 V	100			ns
(from busy signal detection timing)				150			ns
SCK1↓ from busy inactivation	tsps					21ксүэ	ns

Note C is the SO1 output line load capacitance.

(iv) Automatic transmission/reception function 3-wire serial I/O mode (SCK1 ... external clock input)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK1 cycle time	tkcY10	V _{DD} = 4.5 to 5.5 V	800			ns
			1600			ns
SCK1 high-/low-level width	t кн10,	V _{DD} = 4.5 to 5.5 V	400			ns
	tKL10		800			ns
SI1 setup time (to SCK1↑)	tsik10		100			ns
SI1 hold time (from SCK1↑)	tksi10		400			ns
SO1 output delay time from SCK1↓	tkso10	C = 100 pF Note			300	ns
SCK1 rise/fall time	tr10, tr10	When using external device expansion function			160	ns
		When not using external device expansion function			1000	ns

Note C is the SO1 output line load capacitance.



(c) Serial interface channel 2

(i) 3-wire serial I/O mode (SCK2 ... internal clock output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK2 cycle time	t KCY11	V _{DD} = 4.5 to 5.5 V	800			ns
			1600			ns
SCK2 high-/low-level width	t кн11,	V _{DD} = 4.5 to 5.5 V	tксү11/2 — 50			ns
	t _{KL11}		tксү11/2 — 100			ns
SI2 setup time (to SCK2↑)	tsik11	V _{DD} = 4.5 to 5.5 V	100			ns
			150			ns
SI2 hold time (from SCK2↑)	tksi11		400			ns
SO2 output delay time from SCK2↓	tkso11	C = 100 pF Note			300	ns

Note C is the SO2 output line load capacitance.

(ii) 3-wire serial I/O mode (SCK2 ... external clock input)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK2 cycle time	t KCY12	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	800			ns
			1600			ns
SCK2 high-/low-level width	t кн12,	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	400			ns
	t KL12		800			ns
SI2 setup time (to SCK2 ↑)	tsiĸ12		100			ns
SI2 hold time (from SCK2↑)	tksi12		400			ns
SO2 output delay time from SCK2↓	t KSO12	C = 100 pF Note			300	ns
SCK2 rise/fall time	t _{R12} , t _{F12}	When using external device expansion function			160	ns
		When not using external device expansion function			1000	ns

Note C is the SO2 output line load capacitance.



(iii) UART mode (Dedicated baud rate generator output)


Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		V _{DD} = 4.5 to 5.5 V			78125	bps
					39063	bps

(iv) UART mode (External clock input)


Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
ASCK cycle time	tkcY13	V _{DD} = 4.5 to 5.5 V	800			ns
			1600			ns
ASCK high-/low-level	t кн13,	V _{DD} = 4.5 to 5.5 V	400			ns
width	t _{KL13}		800			ns
Transfer rate		V _{DD} = 4.5 to 5.5 V			39063	bps
					19531	bps
SCK rise/fall time	t _{R13} , t _{F13}	When using external device expansion function			160	ns
		When not using external device expansion function			1000	ns




AC Timing Test Point (Excluding X1, XT1 Input)





Clock Timing





TI Timing









Read/Write Operations

External fetch (no wait):




External fetch (wait insertion):




50

External data access (no wait):




External data access (wait insertion):






Serial Transfer Timing


3-wire serial I/O mode:




SBI mode (bus release signal transfer):




SBI mode (command signal transfer):




2-wire serial I/O mode:



Automatic transmission/reception function 3-wire serial I/O mode:




Automatic transmission/reception function 3-wire serial I/O mode (busy processing):



Note The signal is not actually low here, but is represented this way to show the timing.

UART mode (external Clock Input):



 μ PD78P098B



A/D Converter Characteristics ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, AVDD = VDD = 2.7 to 5.5 V, AVss = Vss = 0 V)

Parameter	Symbol	Test Co	onditions	MIN.	TYP.	MAX.	Unit
Resolution				8	8	8	bit
Total error Note		IEAD = 00H				1.8	%
		IEAD = 01H	V _{DD} = 4.5 to 5.5 V		2.2	3.4	%
					2.6	3.8	%
Conversion time	tconv			19.1		200	μs
Sampling time	tsamp			12/fxx			μs
Analog input voltage	VIAN			AVss		AVREFO	٧
Reference voltage	AVREFO			2.7		AVDD	V
AVREFO-AVSS resistance	Rairefo			4	14		kΩ

Note Excluding quantization error ($\pm 1/2$ LSB). Shown as a percentage of the full scale value.

 $\textbf{Remarks} \quad \text{fxx} \qquad : \quad \text{Main system clock frequency}$

IEAD: A/D current cut select register

D/A Converter Characteristics ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, $V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$, $AV_{SS} = V_{SS} = 0 \text{ V}$)

Parameter	Symbol	Test Co	onditions	MIN.	TYP.	MAX.	Unit
Resolution						8	bit
Total error		R = 2 MΩ Note 1				1.2	%
		R = 4 MΩ Note 1				0.8	%
		R = 10 MΩ Note 1			0.6	%	
Settling time		C = 30 pF Note 1	AV _{REF} = 4.5 to 5.5 V			10	μs
						15	μs
Output resistance	Roo	DACS0 = 55H			10		kΩ
	Ro1	DACS1 = 55H			10		kΩ
Analog reference voltage	AV _{REF1}		2.7		V _{DD}	٧	
AVREF1 current	Alref1	Note 2				1.5	mA

Notes 1. R and C are the D/A converter output pin load resistance and load capacitance.

2. Value for one D/A converter channel.

Remarks DACS0, DACS1: D/A conversion value setting registers 0, 1

μPD78P098B




Data Memory STOP Mode Low Power Supply Voltage Data Retention Characteristics (TA = -40 to +85°C)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		2.0		5.5	٧
Data retention supply current	loddr	VDDDR = 2.0 V Subsystem clock stopped, feedback resistor disconnected		0.1	10	μΑ
Release signal setup time	tsrel		0			μs
Oscillation		Release by RESET		217/fx		ms
stabilization wait time	twait	Release by interrupt request		Note		ms


Note 2¹²/fxx, or 2¹⁴/fxx through 2¹⁷fxx can be selected by bits 0 to 2 (OSTS0 to OSTS2) of the oscillation stabilization time select register (OSTS).

Remark fxx: Main system clock frequency

fx : Main system clock oscillation frequency




Data Retention Timing (STOP mode release by using standby release signal or interrupt request signal)




 μ PD78P098B



Interrupt Request Input Timing



RESET Input Timing



IEBus Controller Characteristics (TA = -40 to +85°C, VDD = 5 V \pm 10%)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
IEBus controller system	fs	When using mode 0 or 1 Note 1		5.91	6.00	6.09	MHz
clock frequency				6.20	6.29	6.39	MHz
		When using mode 2		5.97	6.00	6.03	MHz
			6.26	6.29	6.32	MHz	
Driver delay time		C = 50 pF Note 2	fs = 6.00 MHz			1.6	μs
$(\overline{TX} \ output \to bus \ line)$			fs = 6.29 MHz			1.5	μs
Receiver delay time		fs = 6.00 MHz				0.75	μs
(Bus line $\rightarrow \overline{RX}$ input)		fs = 6.29 MHz				0.7	μs
Propagation delay		fs = 6.00 MHz				0.9	μs
time on the bus		fs = 6.29 MHz				0.85	μs

Notes 1. For the values in the second row, the IEBus standards are not satisfied.

2. C is the \overline{TX} output line load capacitance.

Remark fs: IEBus controller system clock frequency.



PROM PROGRAMMING CHARACTERISTICS

DC Characteristics

(1) PROM Write Mode (TA = $25 \pm 5^{\circ}$ C, V_{DD} = 6.5 ± 0.25 V, V_{PP} = 12.5 ± 0.3 V)

Parameter	Symbol	Symbol Note	Test Conditions	MIN.	TYP.	MAX.	Unit
Input voltage high	ViH	Vін		0.7V _{DD}		V _{DD}	٧
Input voltage low	VIL	VIL		0		0.3V _{DD}	٧
Output voltage high	Vон	Vон	lон = −1 mA	V _{DD} - 1.0			٧
Output voltage low	Vol	Vol	loL = 1.6 mA			0.4	٧
Input leakage current	Li	Lu	$0 \le V_{\text{IN}} \le V_{\text{DD}}$	-10		+10	μΑ
VPP supply voltage	VPP	V _{PP}		12.2	12.5	12.8	٧
V _{DD} supply voltage	VDD	Vcc		6.25	6.5	6.75	٧
VPP supply current	IPP	IPP	PGM = VIL			50	mA
V _{DD} supply current	IDD	Icc				50	mA

(2) PROM Read Mode (Ta = 25 \pm 5°C, VdD = 5.0 \pm 0.5 V, VpP = VdD \pm 0.6 V)

Parameter	Symbol	Symbol Note	Test Conditions	MIN.	TYP.	MAX.	Unit
Input voltage high	ViH	ViH		0.7V _{DD}		V _{DD}	٧
Input voltage low	VIL	VIL		0		0.3V _{DD}	٧
Output voltage high	V он1	V он1	lон = −1 mA	V _{DD} - 1.0			٧
	V _{OH2}	V _{OH2}	Іон = -100 μΑ	V _{DD} - 0.5			٧
Output voltage low	Vol	Vol	loL = 1.6 mA			0.4	٧
Input leakage current	lu	lu	$0 \le V_{IN} \le V_{DD}$	-10		+10	μΑ
Output leakage current	Іго	Іго	$0 \le V_{OUT} \le V_{DD}, \overline{OE} = V_{IH}$	-10		+10	μΑ
VPP supply voltage	V _{PP}	VPP		V _{DD} - 0.6	V _{DD}	V _{DD} + 0.6	٧
V _{DD} supply voltage	V _{DD}	Vcc		4.5	5.0	5.5	٧
VPP supply current	IPP	IPP	VPP = VDD			100	μΑ
V _{DD} supply current	IDD	Icca1	CE = VIL, VIN = VIH			50	mA

Note Corresponding μ PD27C1001A symbol.



AC Characteristics

(1) PROM Write Mode

(a) Page program mode (TA = 25 $\pm 5^{\circ}$ C, VDD = 6.5 ± 0.25 V, VPP = 12.5 ± 0.3 V)

Parameter	Symbol	Symbol Note	Test Conditions	MIN.	TYP.	MAX.	Unit
Address setup time (to OE ↓)	tas	tas		2			μs
OE setup time	toes	toes		2			μs
CE setup time (to OE ↓)	tces	tces		2			μs
Input data setup time (to OE ↓)	tos	tos		2			μs
Address hold time (from OE↑)	tan	tан		2			μs
	tahl	tahl		2			μs
	tahv	tahv		0			μs
Input data hold time (from OE↑)	tон	tон		2			μs
Data output float delay time from OE↑	tof	tor		0		250	ns
V _{PP} setup time (to $\overline{\sf OE} ↓$)	tvps	tvps		1.0			ms
V _{DD} setup time (to $\overline{OE} \downarrow$)	tvos	tvcs		1.0			ms
Program pulse width	tpw	tpw		0.095		0.105	ms
Valid data delay time from OE↓	toE	toe				1	μs
OE pulse width during data latching	tLW	t∟w		1			μs
PGM setup time	tpgms	tpgms		2			μs
CE hold time	tсен	tсен		2			μs
OE hold time	tоен	tоен		2			μs

(b) Byte program mode (TA = 25 $\pm 5^{\circ}$ C, VDD = 6.5 ± 0.25 V, VPP = 12.5 ± 0.3 V)

Parameter	Symbol	Symbol Note	Test Conditions	MIN.	TYP.	MAX.	Unit
Address setup time (to PGM ↓)	tas	tas		2			μs
OE setup time	toes	toes		2			μs
CE setup time (to PGM↓)	tces	tces		2			μs
Input data setup time (to PGM ↓)	tos	tos		2			μs
Address hold time (from OE↑)	tан	tah		2			μs
Input data hold time (from PGM↑)	tон	tон		2			μs
Data output float delay time from OE↑	tor	tof		0		250	ns
V _{PP} setup time (to $\overline{PGM} \downarrow$)	tvps	tvps		1.0			ms
V _{DD} setup time (to $\overline{\text{PGM}}$ ↓)	tvos	tvcs		1.0			ms
Program pulse width	tpw	tpw		0.095		0.105	ms
Valid data delay time from OE↓	toe	toe				1	μs
OE hold time	tоен	_		2			μs

Note Corresponding μ PD27C1001A symbol

(2) PROM Read Mode (TA = 25 \pm 5°C, VDD = 5.0 \pm 0.5 V, VPP = VDD \pm 0.6 V)

Parameter	Symbol	Symbol Note	Test Conditions	MIN.	TYP.	MAX.	Unit
Data output delay time from address	tacc	tacc	CE = OE = VIL			800	ns
Data output delay time from CE↓	tce	tce	OE = VIL			800	ns
Data output delay time from OE↓	toe	toe	CE = VIL			200	ns
Data output float delay time from OE↑	tof	tor	CE = VIL	0		60	ns
Data hold time from address	tон	tон	CE = OE = VIL	0			ns


Note Corresponding μ PD27C1001A symbol

(3) PROM Programming Mode Setting (TA = 25°C, Vss = 0 V)


Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
PROM programing mode setup time	tsма		10			μs



PROM Write Mode Timing (page program mode)




PROM Write Mode Timing (byte program mode)



Cautions 1. VDD should be applied before VPP, and cut after VPP.

- 2. VPP should not exceed +13.5 V including overshoot.
- 3. Disconnection during application of ± 12.5 V to V_{PP} may have an adverse effect on reliability.


PROM Read Mode Timing



Notes 1. If you want to read within the tacc range, make the \overline{OE} input delay time from the fall of \overline{CE} the maximum of tacc – toe.


2. t_{DF} is the time from when either \overline{OE} or \overline{CE} first reaches V_{IH} .

PROM Programming Mode Setting Timing




8. PACKAGE DRAWING

80 PIN PLASTIC QFP (14×14)



detail of lead end



NOTE

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
Α	17.2±0.4	0.677±0.016
В	14.0±0.2	$0.551^{+0.009}_{-0.008}$
С	14.0±0.2	$0.551^{+0.009}_{-0.008}$
D	17.2±0.4	0.677±0.016
F	0.825	0.032
G	0.825	0.032
Н	0.30±0.10	$0.012^{+0.004}_{-0.005}$
ı	0.13	0.005
J	0.65 (T.P.)	0.026 (T.P.)
K	1.6±0.2	0.063±0.008
L	0.8±0.2	$0.031^{+0.009}_{-0.008}$
М	$0.15^{+0.10}_{-0.05}$	$0.006^{+0.004}_{-0.003}$
N	0.10	0.004
Р	2.7	0.106
Q	0.1±0.1	0.004±0.004
R	5°±5°	5°±5°
S	3.0 MAX.	0.119 MAX.

S80GC-65-3B9-4

Remarks The shape and material of ES versions are the same as those of mass-produced versions.

μ**PD78P098B**

9. RECOMMENDED SOLDERING CONDITIONS

It is recommended that the μ PD78P098B be soldered under the following conditions.

For details on the recommended soldering conditions, refer to information document "Semiconductor Device Mounting Technology Manual" (C10535E).

For soldering methods and conditions other than those recommended, please consult an NEC sales representative.

Table 9-1. Surface mounting type soldering conditions

 μ PD78P098BGC-3B9: 80-pin plastic QFP (14 imes 14 mm)

Solder method	Soldering conditions	Symbol
Infrared reflow	Package peak temperature: 235°C, Time: within 30 sec. (min. 210°C)	IR35-207-3
	Count: 3 times max., Limit on days: 7 day period Note (hereafter 125°C pre-bake	
	time is required)	
VPS	Package peak temperature: 215°C, Time: within 40 sec. (min. 200°C)	VP15-207-3
	Count: 3 times max., Limit on days: 7 day period Note (hereafter 125°C pre-bake	
	time is required)	
Partial heating	Pin temperature: Max of 300°C, Time: Within 3 sec. (per pin row)	_

Note Exposure limit before soldering after dry-pack package is opened. Storage conditions: 25°C and relative humidity of 65% or less.

Caution Do not employ more than one soldering method at any one time, except for the partial heating method.



APPENDIX A. DEVELOPMENT TOOLS

The following development tools have been provided for system development using the μ PD78P098B.

Language Processing Software

RA78K/0 Notes 1, 2, 3, 4	Assembler package common to 78K/0 Series products	
CC78K/0 Notes 1, 2, 3, 4	C compiler package common to 78K/0 Series products	
DF78098 Notes 1, 2, 3, 4	Device file common to μ PD78098 Subseries products	
CC78K/0-L Notes 1, 2, 3, 4	C compiler library source file common to 78K/0 Series products	

PROM Write Tools

PG-1500	PROM programmer	
PA-78P054GC	Programmer adapter connected to the PG-1500	
PG-1500 controller Notes 1, 2	Control program for the PG-1500	

Debugging Tools

IE-78000-R	In-circuit emulator common to 78K/0 Series products
IE-78000-R-A	In-circuit emulator common to 78K/0 Series products (for integrated debugger)
IE-78000-R-BK	Break board common to 78K/0 Series products
IE-78098-R-EM Note 8	Emulation board common to μ PD78098 Subseries products
IE-780908-R-EM	
IE-78000-R-SV3	Interface adapter and cable when an EWS is used as the host machine (IE-78000-R-A)
IE-70000-98-IF-B	Interface adapter when a PC-9800 series (excluding notebook PCs) PC is used as the
	host machine (for IE-78000-R-A)
IE-70000-98N-IF	Interface adapter and cable when a PC-9800 series (excluding notebook PCs) PC is
	used as the host machine (for IE-78000-R-A)
IE-70000-PC-IF-B	Interface adapter when an IBM PC/AT TM PC is used as the host machine (for IE-78000-R-A)
EP-78234GC-R	Emulator probe common to μ PD78234 Subseries products
EV-9200GC-80	Socket mounted on target system board made for an 80-pin plastic QFP (GC-3B9 type)
(See Figure A-1)	
SM78K0 Notes 5, 6, 7	System simulator common to 78K/0 Series products
ID78K0 Notes 4, 5, 6, 7	Integrated debugger for the IE-78000-R-A
SD78K/0 Notes 1, 2	Screen debugger for the IE-78000-R
DF78098 Notes 1, 2, 4, 5, 6, 7	Device file common to μ PD78078 Subseries products

Real-Time OS

RX78K/0 Notes 1, 2, 3, 4	Real-time OS used for 78/0 Series products
MX78K0 Notes 1, 2, 3, 4	OS used for 78K/0 Series products

66

Fuzzy Inference Development Support System


FE9000 Note 1/FE9200 Note 6	Fuzzy knowledge data creation tool	
FT9080 Note 1/FT9085 Note 2	Translator	
FI78K0 Notes 1, 2	Fuzzy inference module	
FD78K0 Notes 1, 2	Fuzzy inference debugger	

- Notes 1. PC-9800 series (MS DOS™) base
 - 2. IBM PC/AT and its compatibles (PC DOS™/IBM DOS™/MS-DOS) base
 - 3. HP9000 series 300^{TM} (HP-UXTM) base
 - **4.** HP9000 series 700[™] (HP-UX) base, SPARCstation[™] (SunOS[™]) base, EWS4800 series (EWS-UX/V) base
 - 5. PC-9800 series (MS-DOS+Windows™) base
 - 6. IBM PC/AT and its compatibles (PC DOS/IBM DOS/MS-DOS+Windows) base
 - 7. NEWSTM (NEWS-OSTM) base
 - 8. Maintenance only.
- **Remarks 1.** The DF78098 is used in combination with the RA78K/0, CC78K/0, SD78K/0, SM78K0, ID78K0, and RX78K/0.
 - 2. For third party development tools, see 78K/0 Series Selection Guide (U11126E).

CONVERSION SOCKET DRAWING AND FOOTPRINTS

Figure A-1. Socket Drawing of EV-9200GC-80 (reference)

Based on EV-9200GC-80 (1) Package drawing (in mm)




EV-9200GC-80-G0

ITEM	MILLIMETERS	INCHES
Α	18.0	0.709
В	14.4	0.567
С	14.4	0.567
D	18.0	0.709
Е	4-C 2.0	4-C 0.079
F	0.8	0.031
G	6.0	0.236
Н	16.0	0.63
- 1	18.7	0.736
J	6.0	0.236
K	16.0	0.63
L	18.7	0.736
М	8.2	0.323
0	8.0	0.315
N	2.5	0.098
Р	2.0	0.079
Q	0.35	0.014
R	φ2.3	φ0.091
S	φ1.5	φ0.059

NEC μ PD78P098B

Figure A-2. Recommended Footprints of EV-9200GC-80 (reference) (Units: mm)

Based on EV-9200GC-80 (2) Pad drawing (in mm)



EV-9200GC-80-P1E

ITEM	MILLIMETERS	INCHES
Α	19.7	0.776
В	15.0	0.591
С	0.65±0.02 × 19=12.35±0.05	$0.026^{+0.001}_{-0.002} \times 0.748 = 0.486^{+0.003}_{-0.002}$
D	0.65±0.02 × 19=12.35±0.05	$0.026^{+0.001}_{-0.002} \times 0.748 = 0.486^{+0.003}_{-0.002}$
Е	15.0	0.591
F	19.7	0.776
G	6.0±0.05	$0.236^{+0.003}_{-0.002}$
Н	6.0±0.05	$0.236^{+0.003}_{-0.002}$
I	0.35±0.02	0.014+0.001
J	φ2.36±0.03	ϕ 0.093 $^{+0.001}_{-0.002}$
K	φ2.3	φ0.091
L	φ1.57±0.03	ϕ 0.062 ^{+0.001} _{-0.002}

Caution Dimensions of mount pad for EV-9200 and that for target device (QFP) may be different in some parts. For the recommended mount pad dimensions for QFP, refer to "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (C10535E).

 μ PD78P098B



APPENDIX B. RELATED DOCUMENTS

Documents Related to Devices

Document Name	Document Number	
	Japanese	English
μPD78098B Subseries User's Manual	U12761J	To be prepared
μPD78095B, 78096B, 78098B Data Sheet	U12735J	To be prepared
μPD78098B Data Sheet	U12777J	This document
78K/0 Series User's Manual - Instructions	U12326J	U12326E
78K/0 Series Instruction Application Table	U10903J	-
78K/0 Series Instruction Set	U10904J	_
μ PD78098B Subseries Special Function Register Application Table	To be prepared	_

Documents Related to Development Tools (User's Manual) (1/2)

Document Name		Document Number	
	on Name	Japanese	English
RA78K Series Assembler Package	Operation	EEU-809	EEU-1399
	Language	EEU-815	EEU-1404
RA78K Series Structured Assembler Pre	processor	U12323J	EEU-1402
RA78K0 Assembler Package	Operation	U11802J	U11802E
	Language	U11801J	U11801E
	Structured Assembly Language	U11789J	U11789E
CC78K Series C Compiler	Operation	EEU-656	EEU-1280
	Language	EEU-655	EEU-1284
CC78K0 C Compiler	Operation	U11517J	U11517E
	Language	U11518J	U11518E
CC78K/0 C Compiler Application Note	Programming Know-how	EEA-618	EEA-1208
CC78K Series Library Source File		U12322J	_
PG-1500 PROM Programmer		U11940J	EEU-1335
PG-1500 Controller PC-9800 Series (MS-DOS) base		EEU-704	EEU-1291
PG-1500 Controller IBM PC Series (PC DOS) base		EEU-5008	U10540E
IE-78000-R		U11376J	U11376E
IE-78000-R-A		U10057J	U10057E
IE-78098-R-BK		EEU-867	EEU-1427
IE-78098-R-EM		To be prepared	To be prepared
EP-78230		EEU-985	EEU-1515
SM78K0 System Simulator - Windows base	Reference	U10181J	U10181E
SM78K Series System Simulator	External Parts User Open	U10092J	U10092E
	Interface Specification		

Caution The contents of the above documents are subject to change without notice. Be sure to use the latest edition for designing.

Documents Related to Development Tools (User's Manual) (2/2)

Document Name		Document Number	
		Japanese	English
ID78K0 Integrated Debugger EWS Base	Reference	U11151J	_
ID78K0 Integrated Debugger PC Base	Reference	U11539J	U11539E
ID78K0 Integrated Debugger Windows Base	Guide	U11649J	U11649E
SD78K/0 Screen Debugger	Introduction	EEU-852	_
PC-9800 Series (MS-DOS) Base	Reference	U10952J	_
SD78K/0 Screen Debugger	Introduction	EEU-5024	U10539E
IBM PC/AT (PC DOS) Base	Reference	U11279J	U11279E

Documents Related to Embedded Software (User's Manual)

Document Name		Document Number	
		Japanese	English
78K/0 Series Real-Time OS	Fundamental	U11537J	U11537E
	Installation	U11536J	U11536E
78K/0 Seies OS MX78K0	Fundamental	U12257J	U12257E
Fuzzy Knowledge Data Creation Tool		EEU-829	EEU-1438
78K/0, 78K/II, 87AD Series		EEU-862	EEU-1444
Fuzzy Inference Development Support System - Translator			
78K/0 Series Fuzzy Inference Development Support System - Fuzzy Inference Module		EEU-858	EEU-1441
78K/0 Series Fuzzy Inference Development Support System - Fuzzy Inference Debugger		EEU-921	EEU-1458

Others

Document Name	Document Number	
	Japanese	English
IC Package Manual	C10943X	
Semiconductor Device Mounting Technology Manual	C10535J	C10535E
Quality Grades on NEC Semiconductor Devices	C11531J	C11531E
NEC Semiconductor Device Reliability/Quality Control System	C10983J	C10983E
Electrostatic Discharge (ESD) Test	MEM-539	_
Guide to Quality Assurance for Semiconductor Devices	C11893J	MEI-1202
Microcomputer Product Series Guide - Third Party Products -	U11416J	_

Caution The contents of the above documents are subject to change without notice. Be sure to use the latest edition for designing.

NOTES FOR CMOS DEVICES -

1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.