


131072-word × 8-bit High Speed CMOS Static RAM

**Description**

The CXK581000P/M is a general purpose high speed CMOS static RAM organized as 131,072 words by 8 bits. Operating on a single 2.7 to 5.5V supply, this asynchronous IC is suitable for high speed and low power consumption applications where battery back up for nonvolatility is required.

**Features**

- Wide supply voltage range operation: 2.7 to 5.5V
- Fast access time: (Access time)
  - 3V Operation; 240ns (Max.)
  - 5V Operation; 120ns (Max.)
- Low power consumption operation:
  - Standby/ DC operation
  - 3V Operation; 3 μW (Typ.) / 1.2mW (Typ.)
  - 5V Operation; 10 μW (Typ.) / 35mW (Typ.)
- Fully static memory...No clock or timing strobe required.
- Equal access and cycle time.
- Common data input and output: three state output.
- Directly TTL compatible: All inputs and outputs.
- Low voltage data retention: 2.0V (Min.)
- CXK581000P 600mil 32 pin DIP package
- CXK581000M 525mil 32 pin SOP package




**Function**

131,072-word × 8-bit static RAM


**Structure**

Silicon gate CMOS IC

**Block Diagram**



**Pin Configuration (Top View)**



**Pin Description**

Symbol	Description
A0 to A16	Address input
I/O1 to I/O8	Data input/output
CE1, CE2	Chip enable 1, 2 input
WE	Write enable input
OE	Output enable input
Vcc	2.7 to 5.5V power supply
GND	Ground
NC	No connection

## Absolute Maximum Ratings

(Ta=25°C, GND=0V)

Item	Symbol	Rating	Unit
Supply voltage	V <sub>CC</sub>	-0.5 to +7.0	V
Input voltage	V <sub>IN</sub>	-0.5 * to V <sub>CC</sub> +0.5	V
Input and output voltage	V <sub>I/O</sub>	-0.5 * to V <sub>CC</sub> +0.5	V
Allowable power dissipation	P <sub>D</sub>	CXK581000P	1.0
		CXK581000M	0.7
Operating temperature	T <sub>opr</sub>	0 to +70	°C
Storage temperature	T <sub>stg</sub>	-55 to +150	°C
Soldering temperature • time	T <sub>solder</sub>	260 • 10	°C • sec

\* V<sub>IN</sub>, V<sub>I/O</sub>=-3.0V Min. for pulse width less than 50ns.

## Truth Table

$\overline{CE1}$	CE2	$\overline{OE}$	$\overline{WE}$	Mode	I/O pin	V <sub>CC</sub> current
H	×	×	×	Not selected	High Z	I <sub>SB1</sub> , I <sub>SB2</sub>
×	L	×	×	Not selected	High Z	I <sub>SB1</sub> , I <sub>SB2</sub>
L	H	H	H	Output disable	High Z	I <sub>CC1</sub> , I <sub>CC2</sub> , I <sub>CC3</sub>
L	H	L	H	Read	Data out	I <sub>CC1</sub> , I <sub>CC2</sub> , I <sub>CC3</sub>
L	H	×	L	Write	Data in	I <sub>CC1</sub> , I <sub>CC2</sub> , I <sub>CC3</sub>

× : "H" or "L"

## DC Recommended Operating Conditions

(Ta=0 to +70°C, GND=0V)

Item	Symbol	V <sub>CC</sub> =5V ± 10%			V <sub>CC</sub> =2.7 to 5.5V			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
Supply voltage	V <sub>CC</sub>	4.5	—	5.5	2.7	—	5.5	V
Input high voltage	V <sub>IH</sub>	2.2	—	V <sub>CC</sub> +0.3	2.2	—	V <sub>CC</sub> +0.3	V
Input low voltage	V <sub>IL</sub>	-0.3*	—	0.8	-0.3*	—	0.4	V

\* V<sub>IL</sub>=-3.0V Min. for pulse width less than 50ns.

## Electrical Characteristics

## • DC characteristics

(GND=0V, Ta=0 to +70 °C)

Item	Symbol	Test conditions	Vcc=3V ± 10%			Vcc=5V ± 10%			Unit	
			Min.	Typ.*	Max.	Min.	Typ.*	Max.		
Input leakage current	I <sub>LI</sub>	V <sub>IN</sub> =GND to Vcc	-1	—	1	-1	—	1	μA	
Output leakage current	I <sub>LO</sub>	CE1=V <sub>IH</sub> or CE2=V <sub>IL</sub> or OE=V <sub>IH</sub> or WE=V <sub>IL</sub> V <sub>I/O</sub> =GND to Vcc	-1	—	1	-1	—	1	μA	
Operating power supply current	I <sub>CC1</sub>	CE1=V <sub>IL</sub> , CE2=V <sub>IH</sub> V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub> I <sub>OUT</sub> =0mA	—	0.4	0.8	—	7	15	mA	
Average operating current	I <sub>CC2</sub>	Min. cycle Duty=100% I <sub>OUT</sub> =0mA	Write cycle	—	10	15	—	35	60	mA
			Read cycle	—	10	15	—	25	40	
	I <sub>CC3</sub>	Cycle time 1 μs Duty=100% I <sub>OUT</sub> =0mA CE1 ≤ 0.2V, CE2 ≥ Vcc-0.2V V <sub>IL</sub> ≤ 0.2V, V <sub>IH</sub> ≥ Vcc-0.2V	Write cycle	—	5	10	—	10	20	mA
			Read cycle	—	2.5	5	—	5	10	
Standby current	I <sub>SB1</sub>	CE2 ≤ 0.2V CE1 ≥ Vcc-0.2V or CE2 ≥ Vcc-0.2V	0 to +70 °C	—	—	60	—	—	100	μA
			0 to +40 °C	—	—	12	—	—	20	
			+25 °C	—	1.2	5	—	2	8	
	I <sub>SB2</sub>	CE1=V <sub>IH</sub> or CE2=V <sub>IL</sub>	—	0.06	0.3	—	0.6	3	mA	
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> =-1.0mA	2.2	—	—	2.4	—	—	V	
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> =2.1mA	—	—	0.4	—	—	0.4	V	

\* Ta=25 °C

## I/O Capacitance

(Ta=25 °C, f=1MHz)

Item	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Input capacitance	C <sub>IN</sub>	V <sub>IN</sub> =0V	—	—	6	pF
I/O capacitance	C <sub>I/O</sub>	V <sub>I/O</sub> =0V	—	—	8	pF

**Note)** This parameter is sampled and is not 100% tested.


**AC Characteristics**

**● AC test conditions**

(V<sub>CC</sub>=2.7 to 5.5V, T<sub>a</sub>=0 to +70 °C)

Item	Conditions	
	V <sub>CC</sub> =3V	V <sub>CC</sub> =5V
Input pulse high level	V <sub>IH</sub> =2.2V	V <sub>IH</sub> =2.2V
Input pulse low level	V <sub>IL</sub> =0.4V	V <sub>IL</sub> =0.8V
Input rise time	t <sub>r</sub> =5ns	t <sub>r</sub> =5ns
Input fall time	t <sub>f</sub> =5ns	t <sub>f</sub> =5ns
Input and output reference level	1.5V	1.5V
Output load conditions	C <sub>L</sub> * =100pF, 1TTL	C <sub>L</sub> * =100pF, 1TTL

\* C<sub>L</sub> includes scope and jig capacitances.



• Read cycle ( $\overline{WE}$ ="H")

Item	Symbol	Vcc=3V ± 10%		Vcc=5V ± 10%		Unit
		Min.	Max.	Min.	Max.	
Read cycle time	t <sub>rc</sub>	240	—	120	—	ns
Address access time	t <sub>AA</sub>	—	240	—	120	ns
Chip enable access time ( $\overline{CE1}$ )	t <sub>CO1</sub>	—	240	—	120	ns
Chip enable access time (CE2)	t <sub>CO2</sub>	—	240	—	120	ns
Output enable to output valid	t <sub>OE</sub>	—	120	—	60	ns
Output hold from address change	t <sub>OH</sub>	30	—	15	—	ns
Chip enable to output in low Z ( $\overline{CE1}$ , CE2)	t <sub>LZ1</sub> , t <sub>LZ2</sub>	20	—	10	—	ns
Output enable to output in low Z ( $\overline{OE}$ )	t <sub>OLZ</sub>	10	—	5	—	ns
Chip disable to output in high Z ( $\overline{CE1}$ , CE2)	t <sub>HZ1</sub> *, t <sub>HZ2</sub> *	—	80	—	40	ns
Output disable to output in high Z ( $\overline{OE}$ )	t <sub>OHZ</sub> *	—	80	—	40	ns

\* t<sub>HZ1</sub>, t<sub>HZ2</sub> and t<sub>OHZ</sub> are defined as the time required for outputs to turn to high impedance state and are not referred to as output voltage levels.


• Write cycle

Item	Symbol	Vcc=3V ± 10%		Vcc=5V ± 10%		Unit
		Min.	Max.	Min.	Max.	
Write cycle time	t <sub>wc</sub>	240	—	120	—	ns
Address valid to end of write	t <sub>AW</sub>	170	—	85	—	ns
Chip enable to end of write	t <sub>cw</sub>	170	—	85	—	ns
Data to write time overlap	t <sub>dw</sub>	100	—	50	—	ns
Data hold from write time	t <sub>dH</sub>	0	—	0	—	ns
Write pulse width	t <sub>wP</sub>	160	—	80	—	ns
Address setup time	t <sub>AS</sub>	0	—	0	—	ns
Write recovery time ( $\overline{WE}$ )	t <sub>wR</sub>	0	—	0	—	ns
Write recovery time ( $\overline{CE1}$ , CE2)	t <sub>wR1</sub>	0	—	0	—	ns
Output active from end of write	t <sub>ow</sub>	20	—	10	—	ns
Write to output in high Z	t <sub>wHZ</sub> *	—	60	—	30	ns


\* t<sub>wHZ</sub> is defined as the time required for outputs to turn to high impedance state and is not referred to as output voltage level.

**Timing Waveform**


- Read cycle (1) :  $\overline{CE1}=\overline{OE}=V_{IL}$ ,  $CE2=V_{IH}$ ,  $\overline{WE}=V_{IH}$




- Read cycle (2) :  $\overline{WE}=V_{IH}$




- Write cycle (1) :  $\overline{WE}$  control



• Write cycle (2) :  $\overline{CE1}$  control



• Write cycle (3) : CE2 control



- \* 1. Write is executed when both  $\overline{CE1}$  and  $\overline{WE}$  are at low and CE2 is at high simultaneously.
- \* 2. Do not apply the data input voltage of the opposite phase to the output while I/O pin is in output condition.
- \* 3.  $t_{WR1}$  is tested from either the rising edge of  $\overline{CE1}$  or the falling edge of CE2, whichever comes earlier, until the end of the write cycle.

**Data Retention Characteristics**

(Ta=0 to +70 °C)


Item	Symbol	Test conditions	Min.	Typ.	Max.	Unit	
Data retention voltage	V <sub>DR</sub>	* 1	2.0	—	5.5	V	
Data retention current	I <sub>CCDR1</sub>	V <sub>CC</sub> =3.0V * 1	0 to +70 °C	—	—	50	μA
			0 to +40 °C	—	—	10	
			+25 °C	—	1	4	
	I <sub>CCDR2</sub>	V <sub>CC</sub> =2.0 to 5.5V * 1	—	2	100	μA	
Data retention setup time	t <sub>CDRS</sub>	Chip disable to data retention mode	0	—	—	ns	
Recovery time	t <sub>R</sub>		t <sub>RC</sub> * 2	—	—	ns	

\* 1. CE1 ≥ V<sub>CC</sub>-0.2V, CE2 ≥ V<sub>CC</sub>-0.2V (CE1 control) or CE2 ≤ 0.2V (CE2 control)


\* 2. t<sub>RC</sub> : Read cycle time

**Data Retention Waveform**

- Low supply voltage data retention waveform (1) : CE1 control









- Low supply voltage data retention waveform (2) : CE2 control




5




Example of Representative Characteristics




Standby current vs. Supply voltage




Standby current vs. Ambient temperature




Input voltage level vs. Supply voltage




Standby current vs. Ambient temperature



Output current vs. Output voltage






Output current vs. Output voltage



5





Package Outline Unit : mm

CXK581000P 32pin DIP (Plastic) 600mil 4.5g



SONY NAME	DIP-32P-01
EIAJ NAME	*DIP032-P-0600-A
JEDEC CODE	

CXK581000M 32pin SOP (Plastic) 525mil 1.2g



Detailed diagram of A

SONY NAME	SOP-32P-L02
EIAJ NAME	*SOP032-P-0525-A
JEDEC CODE	