#### TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS

#### 262,144-WORD BY 16-BIT STATIC RAM **DESCRIPTION**

The TC554161AFTI is a 4,194,304-bit static random access memory (SRAM) organized as 262,144 words by 16 bits. Fabricated using Toshiba's CMOS Silicon gate process technology, this device operates from a single 5 V bits. Fabricated using Toshiba's CMOS Silicon gate process technology, this device operates from a single 5 V  $\pm$  10% power supply. Advanced circuit technology provides both high speed and low power at an operating current of 10 mA/MHz (typ) and a minimum cycle time of 70 ns. It is automatically placed in low-power mode at 2  $\mu$ A standby current (typ) when chip enable (CE) is asserted high. There are two control inputs. CE is used to select the device and for data retention control, and output enable (OE) provides fast memory access. Data byte control pin (LB, UB) provides lower and upper byte access. This device is well suited to various microprocessor system applications where high speed, low power and battery backup are required. And, with a guaranteed operating extreme temperature range of  $-40^{\circ}$  to 85°C, the TC554161AFTI can be used in environments exhibiting extreme temperature conditions. The TC554161AFTI is available in a plastic 54-pin thin small outline package (TSOP) thin-small-outline package (TSOP).

#### **FEATURES**

• Low-power dissipation Operating: 55 mW/MHz (typical)

Single power supply voltage of 5 V  $\pm$  10%

Power down features using CE.

Data retention supply voltage of 2 to 5.5 V

• Direct TTL compatibility for all inputs and

Wide operating temperature range of  $-40^{\circ}$  to  $85^{\circ}$ C

Standby Current (maximum):

	TC554161AFTI							
	-70, -85, -10	-70L, -85L, -10L						
5.5V	200 μΑ	100 μA						
3.0V	100 μA	50 μA						

## PIN ASSIGNMENT (TOP VIEW)

NC ☐ 1 ○	54	P A4
A3 🛘 2	53	₽ A5
A2 🛮 3	52	D A6
A1 🗗 4	51	Þ A7
A0 ☐ 5	50	рис
I/O16 ☐ 6	49	<b>□</b> I/O1
I/O15 🗗 7	48	1/02
V <sub>DD</sub>	47	$\nu_{DD}$
GND 🗗 9	46	GND
I/O14 🛘 10	45	<u> </u> 1/O3
UO12 H 11	44	1/04
<u>∪B</u> 🛘 12	43	□ LB
<u>CE</u> ☐ 13	42	DE OE
OP 🛭 14	41	D OP
R/W ☐ 15	40	₽NC
I/O12 🛘 16	39	<b>□</b> I/O5
I/O11 🛘 17	38	1/06
GND 🛚 18	37	GND
V <sub>DD</sub> 📮 19	36	D VDD
I/O10 🛘 20	35	□ 1/07
I/O9 📮 21	34	1/08
NC 🛭 22	33	
A17 🛭 23	32	□ A8 □ A9
A16 🛭 24	31	₽ A10
A15 🛭 25	30	D A11
A14 🛭 26	29	D A12
A13 🛚 <u>27</u>	28	рис
(Normal	pino	ut)

• Access Times (maximum):

		TC554161AFTI						
	-70, -70L	-85, -85L	-10, -10L					
Access Time	70 ns	85 ns	100 ns					
CE Access Time	70 ns	85 ns	100 ns					
OE Access Time	35 ns	45 ns	50 ns					

• Package:

TSOP II 54-P-400-0.80 (AFTI) (Weight: 0.57 g typ)

#### **PIN NAMES**

I III IIA III	
A0 to A17	Address Inputs
I/O1 to I/O16	Data Inputs/Outputs
CE	Chip Enable
R/W	Read/Write Control
ŌĒ	Output Enable
ŪB, ŪB	Data Byte Control
$V_{DD}$	Power (+ 5 V)
GND	Ground
NC	No Connection
OP*	Option

\*: OP pin must be open or connected to GND.

000707EBA2

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.


  In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..

  The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, ail types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.

  The products described in this document are subject to the foreign exchange and foreign trade laws.

  The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of TOSHIBA CORPORAT

#### **BLOCK DIAGRAM**



## **MAXIMUM RATINGS**

SYMBOL	RATING	VALUE	UNIT
$V_{DD}$	Power Supply Voltage	- 0.3 to 7.0	V
V <sub>IN</sub>	Input Voltage	- 0.3 * to 7.0	V
V <sub>I/O</sub>	Input/Output Voltage	– 0.5 to V <sub>DD</sub> + 0.5	٧
P <sub>D</sub>	Power Dissipation	0.6	W
T <sub>solder</sub>	Soldering Temperature (10 s)	260	°C
$T_{strg}$	Storage Temperature	– 55 to 150	°C
T <sub>opr</sub>	Operating Temperature	- 40 to 85	°C

\* - 3.0 V when measured at a pulse width of 30 ns

# DC RECOMMENDED OPERATING CONDITIONS (Ta = $-40^{\circ}$ to $85^{\circ}$ C)

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
$V_{DD}$	Power Supply Voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	Input High Voltage	2.4	ı	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input Low Voltage	- 0.3 *	-	0.6	V
V <sub>DH</sub>	Data Retention Supply Voltage	2.0	ı	5.5	V

<sup>\* - 3.0</sup> V when measured at a pulse width of 30 ns

# DC CHARACTERISTICS (Ta = $-40^{\circ}$ to $85^{\circ}$ C, $V_{DD} = 5 \text{ V} \pm 10\%$ )

SYMBOL	PARAMETER	TE	EST CONDITION	Ì		MIN	TYP	MAX	UNIT
I <sub>IL</sub>	Input Leakage Current	$V_{IN} = 0 V \text{ to } V_{DD}$				-	-	± 1.0	μA
I <sub>LO</sub>	Output Leakage Current	$\overline{CE} = V_{IH} \text{ or } R/W = V_{OUT} = 0 \text{ V to VDD}$	$V_{IL}$ or $\overline{OE} = V_{IH}$	I		-	_	± 1.0	μΑ
Гон	Output High Current	V <sub>OH</sub> = 2.4 V				- 1.0	-	-	mA
l <sub>OL</sub>	Output Low Current	V <sub>OL</sub> = 0.4 V				2.1	-	-	mA
		CE = V <sub>IL</sub>			70 ns	_	-	110	
I <sub>DDO 1</sub>				Tcycle	85 ns, 100 ns	-	-	100	mA
					1 <i>μ</i> s	_	15	ı	
	Operating Current	CE = 0.2 V			70 ns	-	-	100	
I <sub>DDO 2</sub>		$R/W = V_{DD} - 0.2 V,$	$I_{OUT} = 0 \text{ mA}$	Tcycle	85 ns, 100 ns	-	-	90	mA
		Other Inputs = $V_{DD} - 0.2 V/0.2 V$			1 <i>μ</i> s	-	10	1	
I <sub>DDS 1</sub>		CE = V <sub>IH</sub>				-	-	3	mA
			70 05 10	Ta = 2	25°C	_	2	_	
	Standby Current	$\overline{CE} = V_{DD} - 0.2 V$	-70, -85, -10	$Ta = -40^{\circ} \text{ to } 85^{\circ}\text{C}$		-	-	200	_
I <sub>DDS 2</sub>		$V_{DD} = 2.0 \text{ to } 5.5 \text{ V}$	701 951 101	Ta = 25°C		-	2	5	μΑ
		-70L, -85L, -10L		Ta = - 40° to 85°C		_	_	100	

# CAPACITANCE (Ta = $25^{\circ}$ C, f = 1 MHz)

SYMBOL	PARAMETER	TEST CONDITION	MAX	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = GND	10	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = GND	10	pF

Note: This parameter is periodically sampled and is not 100% tested.

## **OPERATING MODE**

MODE	CE	ŌĒ	R/W	LΒ	UB	I/O1 to I/O8	I/O9 to I/O16	POWER		
				L	L	Output	Output	I <sub>DDO</sub>		
Read	L	L	н	Ι	L	High-Z	Output	I <sub>DDO</sub>		
				L	Н	Output	High-Z	I <sub>DDO</sub>		
				L	L	Input	Input	I <sub>DDO</sub>		
Write	L	L ×	×	×	L	Ι	L	High-Z	Input	I <sub>DDO</sub>
				L	Н	Input	High-Z	I <sub>DDO</sub>		
O to t Books	L	Н	Н	×	×	117.1. 7	111.1. 7			
Output Deselect	L	×	×	Η	Н	High-Z	High-Z	I <sub>DDO</sub>		
Standby	Н	×	×	×	×	High-Z	High-Z	I <sub>DD\$</sub>		

 $\times$  = don't care

H = logic high L = logic low

# <u>AC CHARACTERISTICS AND OPERATING CONDITIONS</u> (Ta = $-40^{\circ}$ to 85°C, $V_{DD} = 5 \text{ V} \pm 10\%$ ) <u>READ CYCLE</u>

SYMBOL	PARAMETER	-70, -70L		-85, -85L		-10, -10L		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>RC</sub>	Read Cycle Time	70	_	85	_	100	_	
t <sub>ACC</sub>	Address Access Time	ı	70	-	85	-	100	
t <sub>CO</sub>	Chip Enable Access Time	-	70	-	85	-	100	
t <sub>OE</sub>	Output Enable Access Time	ı	35	-	45	-	50	
t <sub>BA</sub>	Data Byte Control Access Time	-	35	_	45	_	50	
t <sub>OH</sub>	Output Data Hold Time	10	-	10	-	10	-	
t <sub>COE</sub>	Chip Enable Low to Output Active	5	-	5	_	5	-	ns
t <sub>OEE</sub>	Output Enable Low to Output Active	0	-	0	-	0	-	
t <sub>BE</sub>	Data Byte Control Low to Output Active	0	-	0	_	0	-	
t <sub>OD</sub>	Chip Enable High to Output High-Z	-	30	-	35	-	40	
t <sub>ODO</sub>	Output Enable High to Output High-Z	_	30	_	35	_	40	
t <sub>BD</sub>	Data Byte Control High to Output High-Z	_	30	_	35	-	40	

#### WRITE CYCLE

SYMBOL	PARAMETER	-70,	-70L	-85,	- <b>8</b> 5L	-10,	-10L	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
$t_WC$	Write Cycle Time	70	_	85	_	100	_	
$t_WP$	Write Pulse Width	50	-	55	_	60	ı	
t <sub>CW</sub>	Chip Enable to End of Write	60	-	70	_	80	-	
t <sub>BW</sub>	Data Byte Control to End of Write	50	_	55	_	60	1	
t <sub>AS</sub>	Address Setup Time	0	-	0	-	0	ı	
$t_{WR}$	Write Recovery Time	0	-	0	_	0	1	ns
t <sub>D\$</sub>	Data Setup Time	30	_	35	_	40	_	
t <sub>DH</sub>	Data Hold Time	0	-	0	_	0	1	
t <sub>OEW</sub>	R/W High to Output Active	0	-	0	_	0	-	
t <sub>ODW</sub>	R/W Low to Output High-Z	-	30	-	35	_	40	

## AC TEST CONDITIONS

Output load:  $100 \, pF$  + one TTL gate


Input pulse level:  $0.4~\mathrm{V}, 2.6~\mathrm{V}$ 

Timing measurements: 1.5 V Reference level: 1.5 V


 $t_R$ ,  $t_F$ : 5 ns

## **TIMING DIAGRAMS**


## $\underline{READ\ CYCLE\ (See\ Note\ 1)}$




## WRITE CYCLE 1 (R/W CONTROLLED) (See Note 4)



#### WRITE CYCLE 2 (CE CONTROLLED) (See Note 4)



## $\underline{WRITE\ CYCLE\ 3\ (\overline{UB},\overline{LB}\ CONTROLLED)\ (See\ Note\ 4)}$



Note: (1) R/W remains HIGH for the read cycle.


- (2) If  $\overline{\text{CE}}$  goes LOW coincident with or after R/W goes LOW, the outputs will remain at high impedance.
- (3) If  $\overline{\text{CE}}$  goes HIGH coincident with or before R/W goes HIGH, the outputs will remain at high impedance.
- (4) If  $\overline{OE}$  is HIGH during the write cycle, the outputs will remain at high impedance.
- (5) Because I/O signals may be in the output state at this time, input signals of reverse polarity must not be applied.

# DATA RETENTION CHARACTERISTICS (Ta = -40° to 85°C)

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
$V_{DH}$	Data Retention Supply Voltage		2.0	-	5.5	V
	Standby Current V <sub>DI</sub>	$V_{DH} = 3.0 V$	-	-	100	
la ann		$V_{DH} = 5.5 V$	-	-	200	μΑ
DD\$2		$V_{DH} = 3.0 V$	-	-	50*	
		V <sub>DH</sub> = 5.5 V	_	-	100	
t <sub>CDR</sub>	Chip Deselect to Data Retention Mode Time		0	_	-	ns
t <sub>R</sub>	Recovery Time		5	-	_	ms

<sup>\*</sup>  $5\mu A$  (max) at  $Ta = -40^{\circ}$  to  $40^{\circ}C$ 


#### **CE CONTROLLED DATA RETENTION MODE**



Note: When  $\overline{CE}$  is operating at the  $V_{IH}$  level (2.4 V), the standby current is given by  $I_{DDS1}$  during the transition of  $V_{DD}$  from 4.5 to 2.6 V.

# PACKAGE DIMENSIONS (TSOPII 54-P-400-0.80)





Weight: 0.57 g (typ)