ST2341S23RG

P Channel Enhancement Mode MOSFET

-5.3A

DESCRIPTION

ST2341S23RG is the P-Channel logic enhancement mode power field effect transistor which is produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management, other battery powered circuits, and low in-line power loss are required. The product is in a very small outline surface mount package.

PIN CONFIGURATION
SOT-23-3L



1.Gate 2.Source 3.Drain

FEATURE

- -20V/-3.3A, $R_{DS(ON)}$ = 30m-ohm (Typ.) @VGS = -4.5V
- -20V/-2.8A, $R_{DS(ON)}$ = 40m-ohm @VGS = -2.5V
- -20V/-2.3A, $R_{DS(ON)}$ = 53m-ohm @VGS = -1.8V
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability
- SOT-23-3L package design

PART MARKING
SOT-23-3L



Y: Year Code A: Process Code



STANSON TECHNOLOGY
120 Bentley Square, Mountain View, Ca 94040 USA
www.stansontech.com

ABSOULTE MAXIMUM RATINGS (Ta = 25℃ Unless otherwise noted)

Parameter		Symbol	Typical	Unit
Drain-Source Voltage		V_{DSS}	-20	V
Gate-Source Voltage		V_{GSS}	±12	V
Continuous Drain CurrentTJ=150℃)	T_A=25℃ T_A=70℃	I_D	-5.3 -4.5	A
Pulsed Drain Current		I_{DM}	-20	A
Continuous Source Current (Diode Conduction)		I_S	-1.0	A
Power Dissipation	T_A=25℃ T_A=70℃	P_D	1.25 0.80	W
Operation Junction Temperature		T_J	150	℃
Storgae Temperature Range		T_{STG}	-55/150	℃
Thermal Resistance-Junction to Ambient		$R_{\theta JA}$	140	℃/W

STANSON TECHNOLOGY
120 Bentley Square, Mountain View, Ca 94040 USA
www.stansontech.com

ELECTRICAL CHARACTERISTICS (Ta = 25℃ Unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Static						
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	V_{GS}=0V,I_D=-250uA	-20			V
Gate Threshold Voltage	$V_{GS(th)}$	V_{DS}=VGS,I_D=-250uA	-0.35		-0.9	V
Gate Leakage Current	I_{GSS}	V_{DS}=0V,V_{GS}=±20V			±100	nA
Zero Gate Voltage Drain Current	I_{DSS}	V_{DS}=-20V,V_{GS}=0V			-1	uA
		V_{DS}=-20V,V_{GS}=0V T_J=55℃			-10	
On-State Drain Current	$I_{D(on)}$	V_{DS}≦-5V,V_{GS}=-4.5V	-6			A
Drain-source On-Resistance	$R_{DS(on)}$	V_{GS}=-4.5V,I_D=-3.3A V_{GS}=-2.5V,I_D=-2.8A V_{GS}=-1.8V,I_D=-2.3A		0.030 0.040 0.053	0.040 0.045 0.057	
Forward Transconductance	g_{fs}	V_{DS}=-5V,I_D=-4V		3.0		S
Diode Forward Voltage	V_{SD}	I_S=-1A,V_{GS}=0V		-0.8	-1.2	V
Dynamic						
Total Gate Charge	Q_g	V_{DS}=-6V V_{GS}=-4.5V I_D≡-3.3A		8.0	13	nC
Gate-Source Charge	Q_{gs}			1.2		
Gate-Drain Charge	Q_{gd}			2.2		
Input Capacitance	C_{iss}	V_{DS}=-6.0V V_{GS}=0V F=1MHz		700		pF
Output Capacitance	C_{oss}			160		
Reverse Transfer Capacitance	C_{rss}			120		
Turn-On Time	$t_{d(on)}$ t_r	V_{DD}=-6V R_L=6Ω I_D=-1.0A V_{GEN}=-4.5V R_G=6Ω		15	25	nS
				35	55	
Turn-Off Time	$t_{d(off)}$ t_f			60	90	
				40	40	

STANSON TECHNOLOGY
120 Bentley Square, Mountain View, Ca 94040 USA
www.stansontech.com

TYPICAL CHARACTERICTICS (25℃ Unless noted)













STANSON TECHNOLOGY
120 Bentley Square, Mountain View, Ca 94040 USA
www.stansontech.com

TYPICAL CHARACTERICTICS (25℃ Unless noted)



STANSON TECHNOLOGY
120 Bentley Square, Mountain View, Ca 94040 USA
www.stansontech.com

SOT-23-3L PACKAGE OUTLINE



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	1.050	1.250	0.041	0.049
A1	0.000	0.100	0.000	0.004
A2	1.050	1.150	0.041	0.045
b	0.300	0.400	0.012	0.016
c	0.100	0.200	0.004	0.008
D	2.820	3.020	0.111	0.119
E	1.500	1.700	0.059	0.067
E1	2.650	2.950	0.104	0.116
e	0.950TYP		0.037TYP	
e1	1.800	2.000	0.071	0.079
L	0.700REF		0.028REF	
L1	0.300	0.600	0.012	0.024
θ	0°	8°	0°	8°

STANSON TECHNOLOGY
120 Bentley Square, Mountain View, Ca 94040 USA
www.stansontech.com