

SED157A Series

Dot Matrix LCD Driver

- Support up to 65×224 Display
- Built-in Power Supply Circuit for LCD

■ OVERVIEW

The SED157A Series is a single-chip dot matrix liquid crystal display driver that can be connected directly to a microprocessor bus. Eight-bit parallel or serial display data transmitted from the microprocessor is stored in the internal display data RAM, and the chip generates liquid crystal drive signals, independently of the microprocessor.

It has a on-chip 65 × 256-bit display data RAM, and there is a one-to-one correspondence between the dot pixel on the liquid crystal panel pixels and internal RAM bit. This feature ensures implementation of highly free display.

The SED157A Series incorporate 65 common output circuits and 224 segment output circuits. A single chip can drive a 65 × 224 dot display (capable of displaying 14 columns × 4 rows with 16 × 16-dot kanji font). Further, display capacity can be extended by designing two chips in a master/display configuration.

The SED157A Series can read and write RAM data with the minimum current consumption because it does not require any external operation clock. Also it incorporates a LCD power supply featuring a very low current consumption, a LCD drive power voltage regulator resistor and a display clock CR oscillator circuit. This allows the display system of a high-performance for handy equipment to be realized at the minimum power consumption and minimum component configuration.

■ FEATURES

- Direct display of RAM data using the display data RAM
 - RAM bit data "1" goes on.
 - "0" goes off (at display normal rotation).
- RAM capacity
 - 65 × 256 = 16,640 bits
- Liquid crystal drive circuit
 - 65 circuits for the common output and 224 circuits for the segment output
- High-speed 8-bit MPU interface (Both the 80 and 68 series MUPs can directly be connected.)/serial interface enabled
- Abundant command functions
 - Display Data Read/Write, Display ON/OFF, Display Normal Rotation/Reversal, Page Address Set, Display Start Line Set, column address set, Status Read, Power Supply Save Display All Lighting ON/OFF, LCD Bias Set, Read Modify Write, Segment Driver Direction Select, Electronic Control, V5 Voltage Adjusting Built-in Resistance Ratio Set, Static Indicator, n Line Alternating Current Reversal Drive, Common Output State Selection, and Built-in Oscillator Circuit ON
- Built-in static drive circuit for indicators (One set, blinking speed variable)


SED157A Series

- Built-in power supply circuit for low power supply liquid crystal drive
Booster circuit (Boosting magnification - double, triple, quadruple, boosting reference power supply external input enabled)
- 3% high accuracy alternating current voltage adjusting circuit (Temperature gradient: $-0.05\%/^{\circ}\text{C}$)
Built-in V_5 voltage adjusting resistor, built-in V_1 to V_4 voltage generation split resistors, built-in electronic control function, and voltage follower
- Built-in CR oscillator circuit (external clock input enabled)
- Ultra-low power consumption
- Power supplies
Logic power supply: $V_{DD} - V_{SS} = 1.8$ to 5.5 V
Boosting reference power supply: $V_{DD} - V_{SS} = 1.8$ to 6.0 V
Liquid crystal drive power supply: $V_5 - V_{DD} = -4.5$ to -18.0 V
- Wide operating temperature range -40 to 85°C
- CMOS process
- Shipping form Bare chip, TCP
- No light-resistant and radiation-resistant design are provided.

Series specification

Product name	Duty	Bias	SEG Dr	COM Dr	V _{REG} temperature gradient	Shipping form
SED157AD _{0B}	1/65	1/9, 1/7	224	65	$-0.05\%/^{\circ}\text{C}$	Bare chip
SED157AT _{0*}	1/65	1/9, 1/7	224	65	$-0.05\%/^{\circ}\text{C}$	TCP


■ BLOCK DIAGRAM



SED157A Series

■ PIN ASSIGNMENT

● Chip Specification



Item	Size			Unit	
	X	Y			
Chip size	16.65	×	2.90	mm	
Chip thickness	0.625			mm	
Bump pitch	69 (Min.)			μm	
Bump size	PAD No.1 to 117	85	×	85	μm
	PAD No.118	85	×	73	μm
	PAD No.119 to 151	85	×	47	μm
	PAD No.152	85	×	73	μm
	PAD No.153	73	×	85	μm
	PAD No.154 to 381	47	×	85	μm
	PAD No.382	73	×	85	μm
	PAD No.383	86	×	73	μm
	PAD No.384 to 416	85	×	47	μm
	PAD No.417	85	×	73	μm
Bump height	17 (Typ.)			μm	

■ PIN DESCRIPTION

● Power Supply Pin

Pin name	I/O	Description	Number of pins												
VDD	Power supply	Commonly used with the MPU power supply pin Vcc.	12												
VSS	Power supply	0 V pin connected to the system ground (GND)	9												
VSS2	Power supply	Boosting circuit reference power supply for liquid crystal drive	5												
VRs	Power supply	External input pin for liquid crystal power supply voltage adjusting circuit They are set to OPEN	2												
V1, V2 V3, V4 V5	Power supply	<p>Multi-level power supply for liquid crystal drive. The voltage specified according to liquid crystal cells is impedance-converted by a split resistor or operation amplifier (OP amp) and applied. The potential needs to be specified based on VDD to establish the relationship of dimensions shown below:</p> $VDD (=V0) \geq V1 \geq V2 \geq V3 \geq V4 \geq V5$ <p>Master operation When the power supply is ON, the following voltages are applied to V1 ~ V4 from the built-in power supply circuit. The selection of the voltages is determined using the LCD bias set command.</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <tbody> <tr> <td>V1</td> <td>$1/9 \cdot V5$</td> <td>$1/7 \cdot V5$</td> </tr> <tr> <td>V2</td> <td>$2/9 \cdot V5$</td> <td>$2/7 \cdot V5$</td> </tr> <tr> <td>V3</td> <td>$7/9 \cdot V5$</td> <td>$5/7 \cdot V5$</td> </tr> <tr> <td>V4</td> <td>$8/9 \cdot V5$</td> <td>$6/7 \cdot V5$</td> </tr> </tbody> </table>	V1	$1/9 \cdot V5$	$1/7 \cdot V5$	V2	$2/9 \cdot V5$	$2/7 \cdot V5$	V3	$7/9 \cdot V5$	$5/7 \cdot V5$	V4	$8/9 \cdot V5$	$6/7 \cdot V5$	10
V1	$1/9 \cdot V5$	$1/7 \cdot V5$													
V2	$2/9 \cdot V5$	$2/7 \cdot V5$													
V3	$7/9 \cdot V5$	$5/7 \cdot V5$													
V4	$8/9 \cdot V5$	$6/7 \cdot V5$													

● LCD Power Supply Circuit Pin

Pin name	I/O	Description	Number of pins
CAP1+	O	Boosting capacitor positive side connecting pin. Connects a capacitor between the pin and CAP1- pin.	2
CAP1-	O	Boosting capacitor negative side connecting pin. Connects a capacitor between the pin and CAP1+ pin.	2
CAP2+	O	Boosting capacitor positive side connecting pin. Connects a capacitor between the pin and CAP2- pin.	2
CAP2-	O	Boosting capacitor negative side connecting pin. Connects a capacitor between the pin and CAP2+ pin.	2
CAP3-	O	Boosting capacitor negative side connecting pin. Connects a capacitor between the pin and CAP1+ pin.	2
VOUT	O	Boosting output pin. Connects a capacitor between the pin and VSS2.	2
VR	I	Voltage adjusting pin. Applies voltage between VDD and V5 using a split resistor. Valid only when the V5 voltage adjusting built-in resistor is not used (IRS="L") Do not use VR when the V5 voltage adjusting built-in resistor is used (IRS="H")	1

SED157A Series

● System Bus Connecting Pins

Pin name	I/O	Description	Number of pins															
D7 to D0 (SI) (SCL)	I/O	An 8-bit bidirectional data bus is used to connect an 8-bit or 16-bit standard MPU data bus. When the serial interface is selected (P/S="L"), D7: Serial data entry pin (SI) D6: Serial clock input pin (SCL) In this case, D0 to D5 are set to high impedance. When Chip Select is in the non-active state, D0 to D7 are set to high impedance.	8															
A0	I	Normally the lowest order bit of the MPU address bus is connected to discriminate data / commands. A0="H": Indicates that D0 to D7 are display data. A0="L": Indicates that D0 to D7 are control data.	1															
$\overline{\text{RES}}$	I	Initialized by setting $\overline{\text{RES}}$ to "L". Reset operation is performed at the $\overline{\text{RES}}$ signal level.	1															
$\overline{\text{CS1}}$ CS2	I	Chip Select signal. When CS1="L" and CS2="H", this signal becomes active and the input/output of data/commands is enabled.	2															
$\overline{\text{RD}}$ (E)	I	<ul style="list-style-type: none"> When the 80 series MPU is connected, active "L" is set. Pin that connects the $\overline{\text{RD}}$ signal of the 80 series MPU. When this signal is "L", the SED157A series data bus is set in the output state. When the 68 series MPU is connected, active "H" is set. 68 series MPU enable clock input pin 	1															
$\overline{\text{WR}}$ (R/W)	I	<ul style="list-style-type: none"> When the 80 series MPU is connected, active "L" is set. Pin that connects the $\overline{\text{WR}}$ signal of the 80 series MPU. The data bus signal is latched on the leading edge of the $\overline{\text{WR}}$ signal. When the 68 series MPU is connected, Read/write control signal input pin R/W="H": Read operation R/W="L": Write operation 	1															
FRS	O	Output pin for static drive Used together with the SYNC pin	1															
C86	I	MPU interface switching pin C86="H": 68 series MPU interface C86="L": 80 series MPU interface	1															
P/S	I	Switching pin for parallel data entry/serial data entry P/S="H": Parallel data entry P/S="L": Serial data entry According to the P/S state, the following table is given. <table border="1" data-bbox="491 1458 1177 1608" style="margin: 10px auto;"> <thead> <tr> <th>P/S</th> <th>Data/command</th> <th>Data</th> <th>Read/write</th> <th>Serial clock</th> </tr> </thead> <tbody> <tr> <td>"H"</td> <td>A0</td> <td>D0 to D7</td> <td>$\overline{\text{RD}}$, $\overline{\text{WR}}$</td> <td></td> </tr> <tr> <td>"L"</td> <td>A0</td> <td>SI (D7)</td> <td>Write-only</td> <td>SCL (D6)</td> </tr> </tbody> </table> <p>When P/S="L", D0 to D5 are set to high impedance. D0 to D5 can be "H", "L", or "OPEN". $\overline{\text{RD}}$(E) and $\overline{\text{WR}}$ (R/W) are fixed to "H" or "L". For the serial data entry, RAM display data cannot be read.</p>	P/S	Data/command	Data	Read/write	Serial clock	"H"	A0	D0 to D7	$\overline{\text{RD}}$, $\overline{\text{WR}}$		"L"	A0	SI (D7)	Write-only	SCL (D6)	1
P/S	Data/command	Data	Read/write	Serial clock														
"H"	A0	D0 to D7	$\overline{\text{RD}}$, $\overline{\text{WR}}$															
"L"	A0	SI (D7)	Write-only	SCL (D6)														

SED157A Series

Pin name	I/O	Description	Number of pins																																													
CLS	I	<p>Pin that selects the validity/invalidity of the built-in oscillator circuit for display clocks.</p> <p>CLS="H": Built-in oscillator circuit valid CLS="L": Built-in oscillator circuit invalid (external input) When CLS="L", display clocks are input from the CL pin. When the SED157A series is used for the master/slave configuration, each of the CLS pins is set to the same level together.</p> <table border="1"> <thead> <tr> <th>Display clock</th> <th>Master</th> <th>Slave</th> </tr> </thead> <tbody> <tr> <td>Built-in oscillator circuit used</td> <td>"H"</td> <td>"H"</td> </tr> <tr> <td>External input</td> <td>"L"</td> <td>"L"</td> </tr> </tbody> </table>	Display clock	Master	Slave	Built-in oscillator circuit used	"H"	"H"	External input	"L"	"L"	1																																				
Display clock	Master	Slave																																														
Built-in oscillator circuit used	"H"	"H"																																														
External input	"L"	"L"																																														
M/S	I	<p>Pin that selects the master/slave operation for the SED157A series. The liquid crystal display system is synchronized by outputting the timing signal required for the liquid crystal display for the master operation and inputting the timing signal required for the liquid crystal display for the slave operation.</p> <p>M/S="H": Master operation M/S="L": Slave operation According to the M/S and CLS states, the following table is given.</p> <table border="1"> <thead> <tr> <th>M/S</th> <th>CLS</th> <th>Oscillator circuit</th> <th>Power supply circuit</th> <th>CL</th> <th>FR</th> <th>SYNC</th> <th>FRS</th> <th>DOF</th> </tr> </thead> <tbody> <tr> <td>"H"</td> <td>"H"</td> <td>Valid</td> <td>Valid</td> <td>Output</td> <td>Output</td> <td>Output</td> <td>Output</td> <td>Output</td> </tr> <tr> <td>"H"</td> <td>"L"</td> <td>Invalid</td> <td>Valid</td> <td>Input</td> <td>Output</td> <td>Output</td> <td>Output</td> <td>Output</td> </tr> <tr> <td>"L"</td> <td>"H"</td> <td>Invalid</td> <td>Invalid</td> <td>Input</td> <td>Input</td> <td>Input</td> <td>Output</td> <td>Input</td> </tr> <tr> <td>"L"</td> <td>"L"</td> <td>Invalid</td> <td>Invalid</td> <td>Input</td> <td>Input</td> <td>Input</td> <td>Output</td> <td>Input</td> </tr> </tbody> </table>	M/S	CLS	Oscillator circuit	Power supply circuit	CL	FR	SYNC	FRS	DOF	"H"	"H"	Valid	Valid	Output	Output	Output	Output	Output	"H"	"L"	Invalid	Valid	Input	Output	Output	Output	Output	"L"	"H"	Invalid	Invalid	Input	Input	Input	Output	Input	"L"	"L"	Invalid	Invalid	Input	Input	Input	Output	Input	1
M/S	CLS	Oscillator circuit	Power supply circuit	CL	FR	SYNC	FRS	DOF																																								
"H"	"H"	Valid	Valid	Output	Output	Output	Output	Output																																								
"H"	"L"	Invalid	Valid	Input	Output	Output	Output	Output																																								
"L"	"H"	Invalid	Invalid	Input	Input	Input	Output	Input																																								
"L"	"L"	Invalid	Invalid	Input	Input	Input	Output	Input																																								
CL	I/O	<p>Display clock I/O pin According to the M/S and CLS states, the following table is given.</p> <table border="1"> <thead> <tr> <th>M/S</th> <th>CLS</th> <th>CL</th> </tr> </thead> <tbody> <tr> <td>"H"</td> <td>"H"</td> <td>Output</td> </tr> <tr> <td>"H"</td> <td>"L"</td> <td>Input</td> </tr> <tr> <td>"L"</td> <td>"H"</td> <td>Input</td> </tr> <tr> <td>"L"</td> <td>"L"</td> <td>Input</td> </tr> </tbody> </table> <p>When the SED157A series is used for the master/slave configuration, each CL pin is connected.</p>	M/S	CLS	CL	"H"	"H"	Output	"H"	"L"	Input	"L"	"H"	Input	"L"	"L"	Input	1																														
M/S	CLS	CL																																														
"H"	"H"	Output																																														
"H"	"L"	Input																																														
"L"	"H"	Input																																														
"L"	"L"	Input																																														
FR	I/O	<p>Liquid crystal alternating current signal I/O pin M/S="H": Output M/S="L": Input When the SED157A series is used for the master/slave configuration, each FR pin is connected.</p>	1																																													
SYNC	I/O	<p>Liquid crystal synchronizing current signal I/O pin M/S="H": Output M/S="L": Input When the SED157A series is used for the master/slave configuration, each SYNC pin is connected.</p>	2																																													
DOF	I/O	<p>Liquid crystal display blanking control pin M/S="H": Output M/S="L": Input When the SED157A series is used for the master/slave configuration, each DOF pin is connected.</p>	1																																													
IRS	I	<p>V₅ voltage adjusting resistor selection pin IRS="H": Built-in resistor used IRS="L": Built-in resistor not used. The V₅ voltage is adjusted by the V_R pin and stand-alone split resistor. Valid only at master operation. The pin is fixed to "H" or "L" at slave operation.</p>	1																																													
HPM	I	<p>Power supply control pin of the power supply circuit for liquid crystal drive HPM="H": Normal mode HPM="L": High power supply mode Valid only at master operation. The pin is fixed to "H" or "L" at slave operation.</p>	1																																													

SED157A Series

● Liquid Crystal Drive Pin

Pin name	I/O	Description	Number of pins																										
SEG0 to SEG223	O	<p>Output pins for the LCD segment drive. Contents of the display RAM and FR signal are combined to select a desired level among VDD, V2, V3 and V5.</p> <table border="1"> <thead> <tr> <th rowspan="2">RAM data</th> <th rowspan="2">FR</th> <th colspan="2">Output voltage</th> </tr> <tr> <th>Display normal operation</th> <th>Display reversal</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>H</td> <td>VDD</td> <td>V2</td> </tr> <tr> <td>H</td> <td>L</td> <td>V5</td> <td>V3</td> </tr> <tr> <td>L</td> <td>H</td> <td>V2</td> <td>VDD</td> </tr> <tr> <td>L</td> <td>L</td> <td>V3</td> <td>V5</td> </tr> <tr> <td>Power save</td> <td>—</td> <td colspan="2">VDD</td> </tr> </tbody> </table>	RAM data	FR	Output voltage		Display normal operation	Display reversal	H	H	VDD	V2	H	L	V5	V3	L	H	V2	VDD	L	L	V3	V5	Power save	—	VDD		224
RAM data	FR	Output voltage																											
		Display normal operation	Display reversal																										
H	H	VDD	V2																										
H	L	V5	V3																										
L	H	V2	VDD																										
L	L	V3	V5																										
Power save	—	VDD																											
COM0 to COM63		<p>Output pins for the LCD common drive. Scan data and FR signal are combined to select a desired level among VDD, V1, V4 and V5.</p> <table border="1"> <thead> <tr> <th>Scanning data</th> <th>FR</th> <th>Output voltage</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>H</td> <td>V5</td> </tr> <tr> <td>H</td> <td>L</td> <td>VDD</td> </tr> <tr> <td>L</td> <td>H</td> <td>V1</td> </tr> <tr> <td>L</td> <td>L</td> <td>V4</td> </tr> <tr> <td>Power save</td> <td>—</td> <td>VDD</td> </tr> </tbody> </table>	Scanning data	FR	Output voltage	H	H	V5	H	L	VDD	L	H	V1	L	L	V4	Power save	—	VDD	64								
Scanning data	FR	Output voltage																											
H	H	V5																											
H	L	VDD																											
L	H	V1																											
L	L	V4																											
Power save	—	VDD																											
COMS	O	<p>Indicator dedicated COM output pin Set to OPEN when not used When COMS is used for the master/slave configuration, the same signal is output to both the master and slave.</p>	2																										


● Test Pin

Pin name	I/O	Description	Number of pins
TEST1 to 4, 10 to 13	I/O	IC chip test pin. Fix the pin to "H".	8
TEST5 to 9, 14 to 16	I/O	IC chip test pin. Take into consideration so that the capacity of lines cannot be exhausted by setting the pin to OPEN.	13

■ ABSOLUTE MAXIMUM RATINGS

VSS=0 V unless specified otherwise

Item		Symbol	Specification value		Unit
Power supply voltage		VDD	-0.3	to +7.0	V
Power supply voltage (2) (Based on VDD)	At triple boosting	VSS2	-7.0	to +0.3	
	At quadruple boosting		-6.0	to +0.3	
Power supply voltage (3) (Based on VDD)		V5, VOUT	-22.0	to +0.3	
Power supply voltage (4) (Based on VDD)		V1, V2, V3, V4	V5	to +0.3	
Input voltage		VIN	-0.3	to VDD+0.3	
Output voltage		VOUT	-0.3	to VDD+0.3	
Operating temperature		TOPR	-40	to +85	°C
Storage temperature	TCP	TSTR	-55	to +100	
	Bare chip		-55	to +125	



- Notes: 1. The values of the VSS2, V1 to V5, and VOUT voltages are based on VDD=0 V.
 2. The V1, V2, V3, and V4 voltages must always satisfy the condition of $V_{DD} \geq V_1 \geq V_2 \geq V_3 \geq V_4 \geq V_5$.
 3. Insure that voltage levels VSS2 and VOUT are always such that the relationship of $V_{DD} \geq V_{SS} \geq V_{SS2} \geq V_{OUT}$ is maintained.
 4. When LSI is used exceeding the absolute maximum ratings, the LSI may be damaged permanently. Besides, it is desirable that the LSI should be used in the electrical characteristics condition for normal operation. If this condition is exceeded, the LSI may malfunction and have an adverse effect on the reliability of the LSI.

SED157A Series

■ DC Characteristics

V_{SS}=0 V, V_{DD}=3.0 V ± 10%, and T_a=-40 to 85°C

Item		Symbol	Condition		Specification value			Unit	Applicable pin
					Min.	Typ.	Max.		
Operating voltage (1)	Recommended operation	V _{DD}			2.7	—	3.3	V	V _{DD}
	Operable	V _{DD}			1.8	—	5.5		V _{DD}
Operating voltage (2)	Recommended operation	V _{SS2}	(Based on V _{DD})		-3.3	—	-2.7		V _{SS2}
	Operable	V _{SS2}	(Based on V _{DD})		-6.0	—	-1.8		V _{SS2}
Operating voltage (3)	Operable	V ₅	(Based on V _{DD})		-18.0	—	-4.5		V ₅
	Operable	V ₁ , V ₂	(Based on V _{DD})		0.4×V ₅	—	V _{DD}		V ₁ , V ₂
	Operable	V ₃ , V ₄	(Based on V _{DD})		V ₅	—	0.6×V ₅		V ₃ , V ₄
High level input voltage		V _{IHC}			0.8×V _{DD}	—	V _{DD}		
Low level input voltage		V _{ILC}			V _{SS}	—	0.2×V _{DD}		
High level output voltage		V _{OHC}	I _{OH} =-0.5mA		0.8×V _{DD}	—	V _{DD}		
Low level output voltage		V _{OLC}	I _{OL} =0.5mA		V _{SS}	—	0.2×V _{DD}		
Input leak current		I _{LI}	V _{IN} =V _{DD} or V _{SS}		-1.0	—	1.0	μA	
Output leak current		I _{LO}			-3.0	—	3.0		
Liquid crystal driver On resistance		R _{ON}	T _a =25°C (Based on V _{DD})	V ₅ =-14.0V	—	2.0	3.5	KΩ	SEGN
				V ₅ =-8.0V	—	3.2	5.4		COMn
Static current consumption		I _{SSQ}			—	0.01	5	μA	V _{SS} , V _{SS2}
Output leak current		I _{5Q}	V ₅ =-18.0V (Based on V _{DD})		—	0.01	15		V ₅
Input pin capacity		C _I	T _a =25°C, f=1MHz		—	5.0	8.0	pF	
Oscillating frequency	Built-in oscillation	f _{OSC}	T _a =25°C		18	22	26	kHz	
	External input	f _{CL}			4.5	5.5	6.5		CL

Item		Symbol	Condition		Specification value			Unit	Applicable pin
					Min.	Typ.	Max.		
Built-in power supply circuit	Input voltage	V _{SS2}	At triple boosting (Based on V _{DD})		-6.0	—	-1.8	V	V _{SS2}
		V _{SS2}	At quadruple boosting (Based on V _{DD})		-5.0	—	-1.8		V _{SS2}
Built-in power supply circuit	Boosting output voltage	V _{OUT}	(Based on V _{DD})		-20.0	—	—		V _{OUT}
	Voltage adjusting circuit operating voltage	V _{OUT}	(Based on V _{DD})		-20.0	—	-6.0		V _{OUT}
	V/F circuit operating voltage	V ₅	(Based on V _{DD})		-18.0	—	-4.5		V ₅
	Reference voltage	V _{REG0}	T _a =25°C,	-0.05%/°C	-2.04	-2.10	-2.16		

SED157A Series

Dynamic current consumption value (1) During display operation and built-in power supply OFF
Current values dissipated by the whole IC when the external power supply is used

Display All White

Ta=25°C

Item	Symbol	Condition	Specification value			Unit	Remarks
			Min.	Typ.	Max.		
Dynamic current consumption	IDD (1)	VDD=5.0V, V5-VDD=-11.0V	—	25	42	μA	
		VDD=3.0V, V5-VDD=-11.0V	—	25	42		

Display Checker Pattern

Ta=25°C

Item	Symbo	Condition	Specification value			Unit	Remarks
			Min.	Typ.	Max.		
Dynamic current consumption	IDD (1)	VDD=5.0V, V5-VDD=-11.0V	—	38	64	μA	
		VDD=3.0V, V5-VDD=-11.0V	—	38	64		

Dynamic current consumption value (2) During display operation and built-in power supply ON
Current values dissipated by the whole IC containing the built-in power supply circuit

Display Checker Pattern

Ta=25°C

Item	Symbol	Condition	Specification value			Unit	Remarks	
			Min.	Typ.	Max.			
Dynamic current consumption	IDD (2)	VDD=5.0V, Triple boosting V5-VDD=-11.0V	Normal mode	—	92	154	μA	
			High power mode	—	242	405		
		VDD=3.0V, Quadruple boosting V5-VDD=-11.0V	Normal mode	—	129	216		
			High power mode	—	310	518		

Display Checker Pattern

Ta=25°C

Item	Symbo	Condition	Specification value			Unit	Remarks	
			Min.	Typ.	Max.			
Dynamic current consumption	IDD (2)	VDD=5.0V, Triple boosting V5-VDD=-11.0V	Normal mode	—	132	221	μA	
			High power mode	—	280	468		
		VDD=3.0V, Quadruple boosting V5-VDD=-11.0V	Normal mode	—	167	279		
			High power mode	—	350	585		

Current consumption at power save VSS=0V and VDD= 3.0 V ±10%


Ta=25°C

Item	Symbol	Condition	Specification value			Unit	Remarks
			Min.	Typ.	Max.		
Sleep state	IDDS1		—	0.01	5	μA	
Stand-by state	IDDS2		—	4	8		

SED157A Series

■ TIMING CHARACTERISTICS

● System bus read/write characteristics 1 (80 series MPU)



[$V_{DD}=4.5V$ to $5.5V$, $T_a=-40$ to $85^{\circ}C$]

Item	Signal	Symbol	Condition	Specification value		Unit
				Min.	Max.	
Address hold time	A0	t_{AH8}		0	—	ns
Address setup time	A0	t_{AW8}		0	—	
System cycle time	A0	t_{CYC8}		333	—	
Control L pulse width (WR)	\overline{WR}	t_{cCLW}		30	—	
Control L pulse width (RD)	\overline{RD}	t_{cCLR}		70	—	
Control H pulse width (WR)	\overline{WR}	t_{cCHW}		30	—	
Control H pulse width (RD)	\overline{RD}	t_{cCHR}		30	—	
Data setup time	D0 to D7	t_{DS8}		30	—	
Data hold time		t_{DH8}		10	—	
RD access time		t_{ACC8}	$C_L=100pF$	—	70	
Output disable time		t_{OH8}		5	50	

SED157A Series

[V_{DD}=2.7V to 4.5V, T_a=-40 to 85°C]

Item	Signal	Symbol	Condition	Specification value		Unit
				Min.	Max.	
Address hold time	A0	t _{AH8}		0	—	ns
Address setup time		t _{AW8}		0	—	
System cycle time	A0	t _{CYC8}		500	—	
Control L pulse width (\overline{WR})	\overline{WR}	t _{CCLW}		60	—	
Control L pulse width (\overline{RD})	\overline{RD}	t _{CCLR}		120	—	
Control H pulse width (\overline{WR})	\overline{WR}	t _{CCHW}		60	—	
Control H pulse width (\overline{RD})	\overline{RD}	t _{CCHR}		60	—	
Data setup time	D0 to D7	t _{DS8}		40	—	
Data hold time		t _{DH8}		15	—	
\overline{RD} access time		t _{ACC8}	C _L =100pF	—	140	
Output disable time		t _{OH8}		10	100	


[V_{DD}=1.8V to 2.7V, T_a=-40 to 85°C]

Item	Signal	Symbol	Condition	Specification value		Unit
				Min.	Max.	
Address hold time	A0	t _{AH8}		0	—	ns
Address setup time		t _{AW8}		0	—	
System cycle time	A0	t _{CYC8}		1000	—	
Control L pulse width (\overline{WR})	\overline{WR}	t _{CCLW}		120	—	
Control L pulse width (\overline{RD})	\overline{RD}	t _{CCLR}		240	—	
Control H pulse width (\overline{WR})	\overline{WR}	t _{CCHW}		120	—	
Control H pulse width (\overline{RD})	\overline{RD}	t _{CCHR}		120	—	
Data setup time	D0 to D7	t _{DS8}		80	—	
Data hold time		t _{DH8}		30	—	
\overline{RD} access time		t _{ACC8}	C _L =100pF	—	280	
Output disable time		t _{OH8}		10	200	

- Notes: 1. This is the case of accessing by \overline{WR} and \overline{RD} when $\overline{CS1}$ = "L".
 2. This is the case of accessing by $\overline{CS1}$ when \overline{WR} and \overline{RD} = "L".
 3. The rise and fall times (t_r and t_f) of the input signal are specified for less than 15 ns. When using the system cycle time at high speed, they are specified for (t_r+t_f) ≤ (t_{CYC8}-t_{CCLW}-t_{CCHW}) or (t_r+t_f) ≤ (t_{CYC8}-t_{CCLR}-t_{CCHR}).
 4. All timings are specified based on the 20 and 80% of V_{DD}.
 5. t_{CCLW} and t_{CCLR} are specified for the overlap period when $\overline{CS1}$ is at "L" ($\overline{CS2}$ = "H") level and \overline{WR} , \overline{RD} are at the "L" level.

SED157A Series

● System bus read/write characteristics 2 (68 series MPU)



[VDD=4.5V to 5.5V, Ta=-40 to 85°C]

Item	Signal	Symbol	Condition	Specification value		Unit
				Min.	Max.	
Address hold time	A0	tAH6		0	—	ns
Address setup time		tAW6		0	—	
System cycle time		tCYC6		333	—	
Data setup time	D0 to D7	tDS6	CL=100pF	30	—	
Data hold time		tDH6		10	—	
Access time		tACC6		—	70	
Output disable time		tOH6		10	50	
Enable H pulse width	Read	E	tEWHR	70	—	
	Write	E	tEWHW	30	—	
Enable L pulse width	Read	E	tEWLR	30	—	
	Write	E	tEWLW	30	—	

SED157A Series

[V_{DD}=2.7V to 4.5V, T_a=-40 to 85°C]

Item	Signal	Symbol	Condition	Specification value		Unit
				Min.	Max.	
Address hold time	A0	t _{AH6}		0	—	ns
Address setup time		t _{AW6}		0	—	
System cycle time		t _{CYC6}		500	—	
Data setup time	D0 to D7	t _{DS6}		40	—	
Data hold time		t _{DH6}		15	—	
Access time		t _{ACC6}	CL=100pF	—	140	
Output disable time		t _{OH6}		10	100	
Enable H pulse width	Read	E		t _{EWHR}	120	—
	Write			t _{EWHW}	60	—
Enable L pulse width	Read	E		t _{EWLR}	60	—
	Write			t _{EWLW}	60	—


[V_{DD}=1.8V to 2.7V, T_a=-40 to 85°C]

Item	Signal	Symbol	Condition	Specification value		Unit
				Min.	Max.	
Address hold time	A0	t _{AH6}		0	—	ns
Address setup time		t _{AW6}		0	—	
System cycle time		t _{CYC6}		1000	—	
Data setup time	D0 to D7	t _{DS6}		80	—	
Data hold time		t _{DH6}		30	—	
Access time		t _{ACC6}	CL=100pF	—	280	
Output disable time		t _{OH6}		10	200	
Enable H pulse width	Read	E		t _{EWHR}	240	—
	Write			t _{EWHW}	120	—
Enable L pulse width	Read	E		t _{EWLR}	120	—
	Write			t _{EWLW}	120	—

- Notes: 1. This is the case of accessing by E when $\overline{CS1}$ = "L".
 2. This is the case of accessing by CS1 when E = "H".
 3. The rise and fall times (t_r and t_f) of the input signal are specified for less than 15 ns. When using the system cycle time at high speed, they are specified for (t_r+t_f) ≤ (t_{CYC6}-t_{EWLW}-t_{EWHW}) or (t_r+t_f) ≤ (t_{CYC6}-t_{EWLR}-t_{EWHR}).
 4. All timings are specified based on the 20 and 80% of V_{DD}.
 5. t_{EWLW} and t_{EWLR} are specified for the overlap period when $\overline{CS1}$ is at "L" (CS2 = "H") level and E is at the "H" level.

SED157A Series

● Serial interface



[VDD=4.5V to 5.5V, Ta=-40 to 85°C]

Item	Signal	Symbol	Condition	Specification value		Unit
				Min.	Max.	
Serial clock cycle	SCL	tSCYC		200	—	ns
SCL "H" pulse width		tSHW		75	—	
SCL "L" pulse width		tSLW		75	—	
Address setup time	A0	tSAS		50	—	
Address hold time		tSAH		100	—	
Data setup time	SI	tSDS		50	—	
Data hold time		tSDH		50	—	
CS-SCL time	CS	tCSS		100	—	
		tCSH		100	—	

[VDD=2.7V to 4.5V, Ta=-40 to 85°C]

Item	Signal	Symbol	Condition	Specification value		Unit
				Min.	Max.	
Serial clock cycle	SCL	tSCYC		250	—	ns
SCL "H" pulse width		tSHW		100	—	
SCL "L" pulse width		tSLW		100	—	
Address setup time	A0	tSAS		150	—	
Address hold time		tSAH		150	—	
Data setup time	SI	tSDS		100	—	
Data hold time		tSDH		100	—	
CS-SCL time	CS	tCSS		150	—	
		tCSH		150	—	


SED157A Series

[VDD=1.8V to 2.7V, Ta=-40 to 85°C]

Item	Signal	Symbol	Condition	Specification value		Unit
				Min.	Max.	
Serial clock cycle	SCL	tSCYC		400	—	ns
SCL "H" pulse width		tSHW		150	—	
SCL "L" pulse width		tSLW		150	—	
Address setup time	A0	tSAS		250	—	
Address hold time		tSAH		250	—	
Data setup time	SI	tSDS		150	—	
Data hold time		tSDH		150	—	
CS-SCL time	CS	tCSS		250	—	
		tCSH		250	—	

- Notes: 1. The rise and fall times (t_r and t_f) of the input signal are specified for less than 15 ns.
 2. All timings are specified based on the 20 and 80% of VDD.

● Display control output timing



[VDD=4.5V to 5.5V, Ta=-40 to 85°C]

Item	Signal	Symbol	Condition	Specification value			Unit
				Min.	Typ.	Max.	
FR delay time	FR	tDFR	CL=50pF	—	10	40	ns
SYNC delay time	SYNC	tDSNC	CL=50pF	—	10	40	ns

[VDD=2.7V to 4.5V, Ta=-40 to 85°C]

Item	Signal	Symbol	Condition	Specification value			Unit
				Min.	Typ.	Max.	
FR delay time	FR	tDFR	CL=50pF	—	20	80	ns
SYNC delay time	SYNC	tDSNC	CL=50pF	—	20	80	ns


[VDD=1.8V to 2.7V, Ta=-40 to 85°C]

Item	Signal	Symbol	Condition	Specification value			Unit
				Min.	Typ.	Max.	
FR delay time	FR	tDFR	CL=50pF	—	50	200	ns
SYNC delay time	SYNC	tDSNC	CL=50pF	—	50	200	ns

- Notes: 1. Valid only when the master mode is selected.
 2. All timings are specified based on the 20 and 80% of VDD.
 3. Pay attention not to cause delays of the timing signals CL, FR and SYNC to the salve side by wiring resistance, etc., while master/slave operations are in progress. If these delays occur, indication failures such as flickering may occur.

SED157A Series

● Reset input timing



[V_{DD}=4.5V to 5.5V, T_a=-40 to 85°C]

Item	Signal	Symbol	Condition	Specification value			Unit
				Min.	Typ.	Max.	
Reset time		t _R		—	—	0.5	μs
Reset "L" pulse width	$\overline{\text{RES}}$	t _{RW}		0.5	—	—	

[V_{DD}=2.7V to 4.5V, T_a=-40 to 85°C]

Item	Signal	Symbol	Condition	Specification value			Unit
				Min.	Typ.	Max.	
Reset time		t _R		—	—	1	μs
Reset "L" pulse width	$\overline{\text{RES}}$	t _{RW}		1	—	—	

[V_{DD}=1.8V to 2.7V, T_a=-40 to 85°C]

Item	Signal	Symbol	Condition	Specification value			Unit
				Min.	Typ.	Max.	
Reset time		t _R		—	—	1.5	μs
Reset "L" pulse width	$\overline{\text{RES}}$	t _{RW}		1.5	—	—	

Note: All timings are specified based on the 20 and 80% of V_{DD}.

NOTICE:

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

© Seiko Epson Corporation 2000 All right reserved.

All other product names mentioned herein are trademarks and/or registered trademarks of their respective companies.

SEIKO EPSON CORPORATION

ELECTRONIC DEVICES MARKETING DIVISION

IC Marketing & Engineering Group

ED International Marketing Department I (Europe, U.S.A)

421-8 Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: 042-587-5812 FAX: 042-587-5564

ED International Marketing Department II (ASIA)

421-8 Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: 042-587-5814 FAX: 042-587-5110

■ Electronic devices information on the Epson WWW server.

<http://www.epson.co.jp/device/>



First issue February, 2000
Printed in Japan ④