2.5 V PLL Clock Buffer for DDR Application

HITACHI

ADE-205-653B (Z)

Preliminary Rev.2 September. 2001

Description

The HD74CDCV851 is a high-performance, low-skew, low-jitter, PLL clock buffer. It is specifically designed for use with DDR (Double Data Rate) system board application.

Features

- Designed for DDR PC mother board clock buffering
- Supports 60 MHz to 170 MHz operation range
- Distributes one to ten differential clock outputs pairs
- Spread spectrum clock compatible
- External feedback pin (FBIN) are used to synchronize the outputs to the clock input
- Supports 2.5 V analog supply voltage (AVDD), and 2.5 V VDD
- 48pin SSOP / TSSOP package
- Support output enable by $I^2 C^{TM}$ programming

Note: I²C is a trademark of Philips Corporation.

Key Specifications

- Supply voltages : VDD = AVDD = 2.5 V±0.2 V
- Output clock cycle to cycle jitter = ± 75 ps
- Output clock pin to pin skew = 100 ps max



Function Table


Inputs		Outputs ^{*1}			
AVDD	CLK	Yn	Yn	FBOUT	PLL
GND	L	L	Н	L	Bypass / Off
GND	Н	Н	L	Н	Bypass / Off
2.5 V (typ.)	L	L	Н	L	Running
2.5 V (typ.)	Н	Н	L	Н	Running

H : High level

L : Low level

Note: 1. Differential clock pairs (Y [0:9], $\overline{Y[0:9]}$) can be set to high impedance state via the l²C register.


Pin Arrangement



Pin Functions

Pin name	No.	Туре	Description		
AGND	17	Ground	Analog ground. AGND provides the ground reference for the analog circuitry.		
AVDD	16	Power	Analog power supply. AVDD provides the power reference for the analog circuitry. In addition, AVDD can be used to bypass the PLL for test purposes. When AVDD is strapped to ground, PLL is bypassed and CLK is buffered directly to the device outputs.		
CLKIN	13	Input	Clock input. CLKIN provides the clock signal to be distributed by the HD74CDCV851 clock buffer. CLK is used to provide the reference signal to the integrated PLL that generates the clock output signals. CLK must have a fixed frequency and fixed phase for the PLL to obtain phase lock. Once the circuit is powered up and a valid CLK signal is applied, a stabilization time is required for the PLL to phase lock the feedback signal to its reference signal.		
FBIN	35	Input	Feedback input. FBIN provides the feedback signal to the internal PLL. FBIN must be hard-wired to FBOUT to complete the PLL. The integrated PLL synchronizes CLKIN and FBIN so that there is nominally zero phase error between CLKIN and FBIN.		
FBOUT	33	Output	Feedback output. FBOUT is dedicated for external feedback. It switches at the same frequency as CLK. When externally wired to FBIN, FBOUT completes the feedback loop of the PLL.		
SDATA	37	Input	Data input for I^2C logic. Integrated resistor pulls up this pin. (120 k Ω typ)		
SCLK	12	Input	Clock input for I^2C logic. Integrated resistor pulls up this pin. (120 k Ω typ)		
GND	1, 7, 8, 18, 24, 25, 31, 41, 42, 48	Ground	Ground		
VDDI	15	Power	Power supply for I ² C logic.		
VDD	4, 11, 21, 28, 34, 38, 45	Power	Power supply		
Y	3, 5, 10, 20, 22, 27, 29, 39, 44, 46	Output	Clock outputs. (+Clock) These outputs provide low-skew copies of CLK.		
Ŷ	2, 6, 9, 19, 23, 26, 30, 40, 43, 47	Output	Bar clock outputs. (–Clock) These outputs provide low-skew copies of CLK.		
NC	14, 32, 36	NC	Don't connect any VDD or GND.		

Block Diagram



I²C Controlled Register Bit Map

The I^2C controlled register bytes are used to control the output clock pairs. The output pairs are enabled after power-up. During normal operation, the clock pairs can be disable (High impedance) or enable (running) by writing the corresponding bit in I^2C control bytes in the following table.

Byte0 Reserved Register

Bit	Description	Contents	Default
7	(Reserved Bit)		1
6	(Reserved Bit)		1
5	(Reserved Bit)		1
4	(Reserved Bit)		1
3	(Reserved Bit)		1
2	(Reserved Bit)		1
1	(Reserved Bit)		1
0	(Reserved Bit)		1

Byte1 Reserved Register

Bit	Description	Contents	Default
7	(Reserved Bit)		1
6	(Reserved Bit)		1
5	(Reserved Bit)		1
4	(Reserved Bit)		1
3	(Reserved Bit)		1
2	(Reserved Bit)		1
1	(Reserved Bit)		1
0	(Reserved Bit)		1

I²C Controlled Register Bit Map (cont.)

Byte2 Reserved Register

Bit	Description	Contents	Default
7	(Reserved Bit)		1
6	(Reserved Bit)		1
5	(Reserved Bit)		1
4	(Reserved Bit)		1
3	(Reserved Bit)		1
2	(Reserved Bit)		1
1	(Reserved Bit)		1
0	(Reserved Bit)		1

Byte3 Reserved Register

Bit	Description	Contents	Default
7	(Reserved Bit)		1
6	(Reserved Bit)		1
5	(Reserved Bit)		1
4	(Reserved Bit)		1
3	(Reserved Bit)		1
2	(Reserved Bit)		1
1	(Reserved Bit)		1
0	(Reserved Bit)		1

I²C Controlled Register Bit Map (cont.)

Byte4 Reserved Register

Bit	Description	Contents	Default
7	(Reserved Bit)		1
6	(Reserved Bit)		1
5	(Reserved Bit)		1
4	(Reserved Bit)		1
3	(Reserved Bit)		1
2	(Reserved Bit)		1
1	(Reserved Bit)		1
0	(Reserved Bit)		1

Byte5 DDR Clock Out Control Register

Bit	Description	Contents	Default
7	Clock enable control bit (Y0)	0 = Yn differential clock out pair will be High impedance (output disable)	1
6	Clock enable control bit (Y1)	1 = Yn differential clock out pair will be enabled	1
5	Clock enable control bit (Y2)	All outputs are enabled at power-on.	1
4	Clock enable control bit (Y3)		1
3	Clock enable control bit (Y4)		1
2	Clock enable control bit (Y9)		1
1	(Reserved Bit)		1
0	(Reserved Bit)		1

I²C Controlled Register Bit Map (cont.)

Byte6 DDR Clock Out Control Register

Bit	Description	Contents	Default
7	(Reserved Bit)		0
6	(Reserved Bit)		0
5	(Reserved Bit)		0
4	Clock enable control bit (Y8)	0 = Yn differential clock out pair will be High impedance (output disable)	1
3	Clock enable control bit (Y7)	1 = Yn differential clock out pair will be enabled	1
2	Clock enable control bit (Y6)	All outputs are enabled at power-on.	1
1	Clock enable control bit (Y5)		1
0	(Reserved Bit)		1

Absolute Maximum Ratings

Item	Symbol	Ratings	Unit	Conditions
Supply voltage	VDD	-0.5 to 3.6	V	
Input voltage	V	–0.5 to VDD+0.5	V	
Output voltage ¹	V _o	–0.5 to VDD+0.5	V	
Input clamp current	I _{IK}	-50	mA	V ₁ < 0
Output clamp current	Ι _{οκ}	-50	mA	V ₀ < 0
Continuous output current	I _o	±50	mA	$V_{o} = 0$ to VDD
Maximum power dissipation at Ta = 55°C (in still air)		0.7	W	
Storage temperature	T _{stg}	-65 to +150	°C	

Notes: Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

1. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

Recommended Operating Conditions

Item	Symbol	Min	Тур	Мах	Unit	Conditions
Supply voltage	AVDD	2.3	2.5	2.7	V	
Output supply voltage	VDD	2.3	2.5	2.7	V	
I ² C supply voltage	VDDI	2.3	3.3	3.6	V	
DC input signal voltage		-0.3	—	VDD+0.3	V	All pins
High level input voltage	V _{IH}	0.7×VDDI	—		V	SCLK, SDATA
Low level input voltage	V	-0.3	—	0.3×VDDI	V	SCLK, SDATA
High level input voltage	V _{IH}	1.7	—	VDD+0.3	V	CLKIN, FBIN
Low level input voltage	V	-0.3	—	0.7	V	CLKIN, FBIN
Output differential cross point voltage	V _{ox}	0.5×VDD -0.2	_	0.5×VDD +0.2	V	
Output current	I _{OH}	_	—	-12	mA	
	I		_	12		
Input clock slew rate	SR	1	_		V/ns	
Operating temperature	T _a	0		70	°C	

Note: Unused inputs must be held high or low to prevent them from floating.

Electrical Characteristics

Item	Symbol	Min	Тур	Max	Unit	Test Conditions
Input clamp voltage	V _{IK}	_	_	-1.2	V	I ₁ = -18 mA, VDD = 2.3 V
(All inputs)						
Output voltage	V _{OH}	VDD-0.2	_		V	$I_{_{OH}}$ = –100 $\mu A,$ VDD = 2.3 to 2.7 V
		1.7		VDD		$I_{_{OH}} = -12 \text{ mA}, \text{ VDD} = 2.3 \text{ V}$
	V _{ol}			0.2		$I_{_{OL}}$ = 100 µA, VDD = 2.3 to 2.7 V
		_		0.6	_	I _{oL} = 12 mA, VDD = 2.3 V
Input current	I,	-10	_	10	μA	V ₁ = 0 V or 2.7 V, VDD = 2.7 V, CLKIN, FBIN
Analog supply current	AI_{cc}	—	—	12	mA	VDD = AVDD = 2.7 V, 170 MHz
Dynamic supply current	DI _{cc}	_	250	300	mA	VDD = AVDD = 2.7 V, 170 MHz All Yn, \overline{Yn} , = open
Input capacitance	C	2.5		3.5	pF	CLKIN and FBIN
Delta input capacitance	C _{Di}	-0.25		0.25	pF	

Switching Characteristics

Item	Symbol	Min	Тур	Мах	Unit	Test Conditions
Period jitter	t _{PER}	-75	0	75	ps	Note7, 8
Half period jitter	t _{HPER}	-100	0	100	ps	Note8, 9
Cycle to cycle jitter	t _{cc}	-75	0	75	ps	
Static phase offset	t _{sPE}	-120	_	120	ps	Note4, 5, 9
Output clock skew	t _{sk}	_	—	100	ps	
Operating clock frequency	f _{CLK(O)}	60	_	170	MHz	Note1, 2
Application clock frequency	$\boldsymbol{f}_{\text{CLK}(A)}$	95	133	170	MHz	Note1, 3
Slew rate		1.0		2.0	V/ns	20% to 80%
Stabilization time		_	_	0.1	ms	Note6, 9

Notes: 1. The PLL must be able to handle spread spectrum induced skew. (the specification for this frequency modulation can be found in the latest Intel PC100 Registered DIMM specification)

2. Operating clock frequency indicates a range over which the PLL must be able to lock, but in which it is not required to meet the other timing parameters. (Used for low speed system debug.)

3. Application clock frequency indicates a range over which the PLL must meet all timing parameters.

4. Assumes equal wire length and loading on the clock output and feedback path.

- 5. Static phase offset does not include jitter.
- 6. Stabilization time is the time required for the integrated PLL circuit to obtain phase lock of it's feedback signal to it's reference signal after power on.
- 7. Period jitter defines the largest variation in clock period, around a nominal clock period.
- 8. Period jitter and half period jitter are separate specifications that must be met independently of each other.
- 9. Guaranteed by design, not 100% tested in production.

DC Electrical Characteristics / I²C Serial Input Port

Item	Symbol	Min	Тур	Max	Unit	Test Conditions
Input low voltage	V	_	—	0.8	V	
Input high voltage	V _{IH}	2.0	_	_	V	
Input current	I,	-50	_	10	μA	V ₁ = 0 V or 3.6 V, VDD = 3.6 V
Input capacitance	C		_	10	pF	SDATA & SCLK

Ta = 0 to 70°C, VDDI = 3.3 V±0.3 V or VDDI = 2.5 V±0.2 V

AC Electrical Characteristics / I²C Serial Input Port

Item	Symbol	Min	Тур	Мах	Unit	Test Conditions	Notes
SCLK frequency	F	_	_	100	kHz	Normal mode	
Start hold time	t _{sthd}	4.0	_	_	μs		
SCLK low time	t _{LOW}	4.7	—	_	μs		
SCLK high time	t _{ніGH}	4.0	_	_	μs		
Data setup time	t _{DSU}	250	_		ns		
Data hold time	t _{DHD}	0	_	_	ns		
Rise time	t,	_	_	1000	ns	SDATA & SCLK	0.8 V to 2.0 V
Fall time	t,	—	_	300	ns	SDATA & SCLK	2.0 V to 0.8 V
Stop setup time	t _{stsu}	4.0	_	_	μs		
Bus free time between stop & start condition	t _{spf}	4.7	—	_	μs		

Rev.2, Sep. 2001, page 13 of 16




Figure 1 Clock outputs test circuit




Figure 2 Cycle to cycle jitter






Figure 3 Output clock skew (Differential clock output)

Package Dimensions

Unit : mm





Disclaimer

- 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent. copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as failsafes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

Sales Offices

ITACHI

Hitachi, Ltd.

Semiconductor & Integrated Circuits Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Tel: (03) 3270-2111 Fax: (03) 3270-5109

URI http://www.hitachisemiconductor.com/

For further information write to:

Hitachi Semiconductor (America) Inc.	Hitachi Europe Ltd. Electronic Components Group	Hitachi Asia Ltd. Hitachi Tower	Hitachi Asia (Hong Kong) Ltd. Group III (Electronic Components)
179 East Tasman Drive	Whitebrook Park	16 Collyer Quay #20-00	7/F., North Tower
San Jose,CA 95134	Lower Cookham Road	Singapore 049318	World Finance Centre,
Tel: <1> (408) 433-1990		Tel : <65>-538-6533/538-8577	Harbour City, Canton Road
Fax: <1>(408) 433-0223	Berkshire SL6 8YA, United Kingdom	Fax : <65>-538-6933/538-3877	Tsim Sha Tsui, Kowloon Hong Kong
	Tel: <44> (1628) 585000	URL : http://semiconductor.hitachi.com.sg	Tel : <852>-(2)-735-9218
	Fax: <44> (1628) 585200		Fax : <852>-(2)-730-0281
			URL : http://semiconductor.hitachi.com.hk
	Hitachi Europe GmbH	Hitachi Asia Ltd.	
	Electronic Components Group	(Taipei Branch Office)	
	Dornacher Straße 3	4/F, No. 167, Tun Hwa North Road	
	D-85622 Feldkirchen	Hung-Kuo Building	
	Postfach 201, D-85619 Feldkirchen	Taipei (105), Taiwan	
	Germany	Tel : <886>-(2)-2718-3666	
	Tel: <49> (89) 9 9180-0	Fax : <886>-(2)-2718-8180	
	Fax: <49> (89) 9 29 30 00	Telex : 23222 HAS-TP	
		URL : http://www.hitachi.com.tw	
		Copyright © Hitachi, Ltd., 200	1. All rights reserved. Printed in Japan.

Copyright © Hitachi, Ltd., 2001. All rights reserved. Printe in Japa Colophon 5.0