**Power LDMOS transistor** 

Rev. 1 — 22 September 2011

**Product data sheet** 

## 1. Product profile

### 1.1 General description

LDMOS power transistor for base station applications at frequencies from 2110 MHz to 2170 MHz and 1805 MHz to 1880 MHz.

### Table 1. Typical performance

Typical RF performance at  $T_{case} = 25 \ ^{\circ}C$  in a common source class-AB production test circuit.

Mode of operation	f	I <sub>Dq</sub>	$V_{\text{DS}}$	P <sub>L(AV)</sub>	G <sub>p</sub>	$\eta_{\mathbf{D}}$	ACPR
	(MHz)	(mA)	(V)	(W)	(dB)	(%)	(dBc)
2-carrier W-CDMA	2110 to 2170	410	28	13.5	19	30	-30 [2]
	1805 to 1880 [1]	410	28	5	20.3	18.3	-34.9 [2]
1-carrier W-CDMA	2110 to 2170	410	28	15	19	32	-37 <mark>[3]</mark>
	1805 to 1880 [1]	410	28	5	20.5	18.0	-42.3 [3]

[1] The performance is tested on the Class AB demo board as depicted in Figure 11.

[2] Test signal: 3GPP; test model 1; 64 DPCH; PAR = 8.4 dB at 0.01 % probability on CCDF; carrier spacing 5 MHz.

[3] Test signal: 3GPP; test model 1; 64 DPCH; PAR = 7.2 dB at 0.01 % probability on CCDF.

## 1.2 Features and benefits

- Excellent ruggedness
- High efficiency
- Low R<sub>th</sub> providing excellent thermal stability
- Lower output capacitance for improved performance in Doherty applications
- Designed for low memory effects providing excellent pre-distortability
- Internally matched for ease of use
- Integrated ESD protection
- Compliant to Directive 2002/95/EC, regarding Restriction of Hazardous Substances (RoHS)

## **1.3 Applications**

- RF power amplifier for base stations and multi carrier applications in the 2110 MHz to 2170 MHz frequency band
- RF driver amplifier in the 1805 MHz to 1880 MHz frequency band



**Power LDMOS transistor** 

# 2. Pinning information

Pin	Description		Simplified outline	Graphic symbol
BLF6G2	2L-40P (SOT1121A)			
1	drain1			
2	drain2		- 1 2 [] []	1
3	gate1			
4	gate2			3 5
5	source	<u>[1]</u>		
				<u>م</u>
				sym117
BLF6G2	2LS-40P (SOT1121B)			
BLF6G2 1	drain1			
1			- 1 2 []	1
1 2	drain1			
1 2 3	drain1 drain2		1 2	
1 2 3 4	drain1 drain2 gate1	[1]		
	drain1 drain2 gate1 gate2	[1]	5	

[1] Connected to flange.

## 3. Ordering information

### Table 3.Ordering information

Type number	Package					
	Name	Description	Version			
BLF6G22L-40P	-	flanged LDMOST ceramic package; 2 mounting holes; 4 leads	SOT1121A			
BLF6G22LS-40P	-	earless flanged LDMOST ceramic package; 4 leads	SOT1121B			

# 4. Limiting values

### Table 4. Limiting values (2 sections combined)

In accordance with the Absolute Maximum Rating System (IEC 60134).

		0, 1	,		
Symbol	Parameter	Conditions	Min	Мах	Unit
V <sub>DS</sub>	drain-source voltage		-	65	V
V <sub>GS</sub>	gate-source voltage		-0.5	+13	V
I <sub>D</sub>	drain current		-	16	А
T <sub>stg</sub>	storage temperature		-65	+150	°C
Tj	junction temperature		-	200	°C

**Power LDMOS transistor** 

## 5. Thermal characteristics

Table 5.	Thermal characteristics			
Symbol	Parameter	Conditions	Тур	Unit
R <sub>th(j-c)</sub>	thermal resistance from junction to case	$T_{case} = 80 \text{ °C}; P_L = 40 \text{ W}$	0.7	K/W

## 6. Characteristics

 Table 6.
 Characteristics (per section)

$T_j = 25  ^{\circ}C_j$ unless otherwise specified.						
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{(BR)DSS}$	drain-source breakdown voltage	$V_{GS}$ = 0 V; $I_D$ = 0.4 mA	65	-	-	V
V <sub>GS(th)</sub>	gate-source threshold voltage	$V_{DS}$ = 10 V; $I_{D}$ = 40 mA	1.4	1.9	2.4	V
I <sub>DSS</sub>	drain leakage current	$V_{GS}$ = 0 V; $V_{DS}$ = 28 V	-	-	2	μA
I <sub>DSX</sub>	drain cut-off current	$\label{eq:VGS} \begin{array}{l} V_{\mathrm{GS}} = V_{\mathrm{GS(th)}} + 3.75 \ V; \\ V_{\mathrm{DS}} = 10 \ V \end{array}$	6	7	-	A
I <sub>GSS</sub>	gate leakage current	$V_{GS}$ = 11 V; $V_{DS}$ = 0 V	-	-	200	nA
9 <sub>fs</sub>	forward transconductance	$V_{DS}$ = 10 V; $I_{D}$ = 2.0 A	1.8	2.9	-	S
R <sub>DS(on)</sub>	drain-source on-state resistance	$\label{eq:VGS} \begin{split} V_{GS} &= V_{GS(th)} + 3.75 \text{ V};\\ I_D &= 1.4 \text{ A} \end{split}$	0.14	0.37	0.57	Ω

# 7. Application information

### Table 7. Application information (2 sections combined)

Mode of operation: 2-carrier W-CDMA; PAR 8.4 dB at 0.01 % probability on CCDF; 3GPP test model 1; 64 DPCH;  $f_1 = 2112.5$  MHz;  $f_2 = 2117.5$  MHz;  $f_3 = 2162.5$  MHz;  $f_4 = 2167.5$  MHz; RF performance at  $V_{DS} = 28$  V;  $I_{Dg} = 410$  mA;  $T_{case} = 25$  °C; in a class-AB production test circuit.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Gp	power gain	$P_{L(AV)} = 13.5 \text{ W}$	[ <u>1]</u> 17.8	19	-	dB
RL <sub>in</sub>	input return loss	$P_{L(AV)} = 13.5 \text{ W}$	<u>[1]</u> _	-15	-9	dB
$\eta_D$	drain efficiency	$P_{L(AV)} = 13.5 \text{ W}$	<u>1</u> 26.5	30	-	%
$ACPR_{5M}$	adjacent channel power ratio (5 MHz)	$P_{L(AV)} = 13.5 \text{ W}$	<u>[1]</u> _	-30	-27	dBc
ACPR <sub>10M</sub>	adjacent channel power ratio (10 MHz)	$P_{L(AV)} = 13.5 \text{ W}$	<u>[1]</u> _	-39	-36	dBc


[1] In production, all testing are only performed at 2110 MHz to 2170 MHz frequency band.

## 7.1 Ruggedness in class-AB operation

The BLF6G22L-40P and BLF6G22LS-40P are capable of withstanding a load mismatch corresponding to VSWR = 10 : 1 through all phases under the following conditions:  $V_{DS} = 28 \text{ V}$ ;  $I_{Dq} = 410 \text{ mA}$ ;  $P_L = 40 \text{ W}$  (CW); f = 2110 MHz.

The BLF6G22L-40P and BLF6G22LS-40P are capable of withstanding a load mismatch corresponding to VSWR = 10 : 1 through all phases under the following conditions:  $V_{DS} = 28 \text{ V}$ ;  $I_{Dq} = 410 \text{ mA}$ ;  $P_L = 40 \text{ W}$  (CW pulse, 10 %); f = 1842 MHz.

**Power LDMOS transistor** 




7.2 CW

**Power LDMOS transistor** 

### 7.3 IS-95


Single carrier IS-95; PAR = 9.7 dB at 0.01 % probability on the CCDF.



**Power LDMOS transistor** 


## 7.4 1-carrier W-CDMA

Test signal: 3GPP; test model 1; 64 DPCH; PAR = 7.2 dB at 0.01 % probability on CCDF.




### 7.5 2-carrier W-CDMA

Test signal: 3GPP; test model 1; 64 DPCH; PAR = 8.4 dB at 0.01 % probability on CCDF; carrier spacing 5 MHz.



Power LDMOS transistor

#### **Test information** 8.




#### Table 8. List of components See Figure 10 for component layout.

<u> </u>	or componentia jour.		
Component	Description	Value	Remarks
C1, C2, C9, C10	multilayer ceramic chip capacitor	68 pF	<u>[1]</u>
C3, C4, C11, C12	multilayer ceramic chip capacitor	820 pF	[2]
C5, C8	multilayer ceramic chip capacitor	4.7 pF	<u>[1]</u>
C6, C14, C15	multilayer ceramic chip capacitor	10 μF	TDK
C13	electrolytic capacitor	470 μF; 63 V	
R1, R2	chip resistor	12 Ω	Philips 1206

[1] American Technical Ceramics type 800B or capacitor of same quality.

[2] American Technical Ceramics type 100A or capacitor of same quality.

Power LDMOS transistor



Printed-Circuit Board (PCB): Rogers RO4350;  $\epsilon_r$  = 3.5 F/m; thickness = 0.762 mm; thickness copper plating = 35  $\mu$ m.

The vias can be as a reference to place components.

The above layout shows the test circuit used to measure the devices in production. A more appropriate application demonstration for specific customer needs can be provided. See <u>Table 9</u> for list of components.

Fig 11. 1.8 GHz Demo board layout

## Table 9.List of components

See *Figure 11* for component layout.

Component	Description	Value	Remarks
C1, C2, C5, C8	multilayer ceramic chip capacitor	100 nF	Murata
C3, C4, C11, C14	multilayer ceramic chip capacitor	1 μF	Murata
C6	multilayer ceramic chip capacitor	47 pF	ATC
C7	multilayer ceramic chip capacitor	10 pF	ATC
C9, C12	multilayer ceramic chip capacitor	12 pF	ATC
C10, C13	multilayer ceramic chip capacitor	330 pF	Murata
C15, C16	multilayer ceramic chip capacitor	1.5 pF	ATC
C17	multilayer ceramic chip capacitor	10 pF	ATC
C18	electrolytic capacitor	2200 μF, 50 V	Panasonic
C19, C20	multilayer ceramic chip capacitor	1 pF	ATC
ŀ	Il information provided in this document is subject to legal disclaimers.		© NXP B.V. 2011. All rights reserved

BLF6G22L-40P\_6G22LS-40P Product data sheet


**Power LDMOS transistor** 

# Table 9.List of componentsSee Figure 11 for component layout.

Component	Description	Value	Remarks
L1, L2	ferrite bead	5 A	Fair Rite
R1	chip resistor	500 Ω	Vishay Dale
R2, R5	chip resistor	1.1 kΩ	Vishay Dale
R3, R6	chip resistor	432 Ω	Vishay Dale
R4, R11	chip resistor	9.1 Ω	Vishay Dale
R9	chip resistor	<b>2</b> kΩ	Vishay Dale
R10	chip resistor	75 Ω	Vishay Dale
R12	chip resistor	1.5 Ω	Vishay Dale
VR1	potentiometer	200 Ω	Bourns
U1	voltage regulator		NJR


**Power LDMOS transistor** 

## 9. Package outline



### Fig 12. Package outline SOT1121A

**Power LDMOS transistor** 



### Fig 13. Package outline SOT1121B

All information provided in this document is subject to legal disclaimers.

**Power LDMOS transistor** 

# **10. Abbreviations**

Table 10.	Abbreviations
Acronym	Description
3GPP	3rd Generation Partnership Project
CCDF	Complementary Cumulative Distribution Function
CW	Continuous Wave
DPCH	Dedicated Physical CHannel
ESD	ElectroStatic Discharge
IS-95	Interim Standard 95
LDMOS	Laterally Diffused Metal Oxide Semiconductor
LDMOST	Laterally Diffused Metal Oxide Semiconductor Transistor
PAR	Peak-to-Average power Ratio
RF	Radio Frequency
VSWR	Voltage Standing Wave Ratio
W-CDMA	Wideband Code Division Multiple Access

# **11. Revision history**

Table 11.         Revision history				
Document ID	Release date	Data sheet status	Change notice	Supersedes
BLF6G22L-40P_6G22LS-40P v.1	20110922	Product data sheet	-	-

## 12. Legal information

### 12.1 Data sheet status

Document status[1][2]	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

### 12.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

## 12.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

14 of 16

### **Power LDMOS transistor**

**Non-automotive qualified products** — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

## **13. Contact information**

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

## 12.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: <a href="mailto:salesaddresses@nxp.com">salesaddresses@nxp.com</a>

BLF6G22L-40P\_6G22LS-40P Product data sheet

**Power LDMOS transistor** 

## 14. Contents

1	Product profile 1
1.1	General description 1
1.2	Features and benefits 1
1.3	Applications 1
2	Pinning information 2
3	Ordering information 2
4	Limiting values 2
5	Thermal characteristics 3
6	Characteristics 3
7	Application information 3
7.1	Ruggedness in class-AB operation
7.2	CW 4
7.3	IS-95 5
7.4	1-carrier W-CDMA 6
7.5	2-carrier W-CDMA 7
8	Test information 8
9	Package outline 11
10	Abbreviations 13
11	Revision history 13
12	Legal information 14
12.1	Data sheet status 14
12.2	Definitions 14
12.3	Disclaimers
12.4	Trademarks 15
13	Contact information 15
14	Contents 16

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2011.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 22 September 2011 Document identifier: BLF6G22L-40P\_6G22LS-40P