BR24A01AFJ-WN



Serial EEPROM Series

High Reliability Series EEPROMs I2C BUS

BR24A

Description

BR24A U-WM series is a serial EEPROM of I²C BUS interface method.

Features

- 1) Completely conforming to the world standard I²C BUS. All controls available by 2 ports of serial clock(SCL) and serial data(SDA)
- Other devices than EEPROM can be connected to the same port, saving microcontroller port 2)
- 2.5V~5.5V single power source action most suitable for battery use 3)
- Page write mode useful for initial value write at factory shipment 4)
- 5) Highly reliable connection by Au pad and Au wire Auto erase and auto end function at data rewrite
- 6) 7)
 - Low current consumption At write operation (5V) : 1.2mA (Typ.) *1 At read operation (5V) : 0.2mA (Typ.) At standby operation (5V) : 0.1µA (Typ.)
- 8) Write mistake prevention function Write (write protect) function added Write mistake prevention function at low voltage
- SOP8/SOP-J8/MSOP8 compact package 9)
- 10) Data rewrite up to 100,000 times
- 11) Data kept for 40 years
- 12) Noise filter built in SCL / SDA terminal
- 13) Shipment data all address FFh
 - *1 BR24A32-WM,BR24A64-WM : 1.5mA
 - *2 Refer to following list

Page write

| Number of Pages | 8Byte | 16Byte | 32Byte | |
|-------------------|---------------------------|--|--------------------------|--|
| Product number | BR24A01A-WM BR24A02-WM | BR24A04-WM BR24A08-WM BR24A16-WM | BR24A32-WM BR24A64-WM | |

BR24A series

| Capacity | Bit format | Туре | Power source Voltage | SOP8 | SOP-J8 | MSOP8 |
|----------|------------|-------------|----------------------|------|--------|-------|
| 1Kbit | 128×8 | BR24A01A-WM | 2.5~5.5V | • | • | |
| 2Kbit | 256×8 | BR24A02-WM | 2.5~5.5V | • | • | • |
| 4Kbit | 512×8 | BR24A04-WM | 2.5~5.5V | • | • | |
| 8Kbit | 1K×8 | BR24A08-WM | 2.5~5.5V | • | • | |
| 16Kbit | 2K×8 | BR24A16-WM | 2.5~5.5V | • | • | |
| 32Kbit | 4K×8 | BR24A32-WM | 2.5~5.5V | • | | |
| 64Kbit | 8K×8 | BR24A64-WM | 2.5~5.5V | • | | |



Technical Note

No.09001ECT02

●Absolute maximum ratings (Ta=25°C)

| Parameter | symbol | Limits | Unit |
|---------------------------|--------|----------------------------|------|
| Impressed voltage | VCC | -0.3~+6.5 | V |
| | | 450 (SOP8) ^{*1} | |
| Permissible dissipation | Pd | 450 (SOP-J8) ^{*2} | mW |
| | | 310 (MSOP8) ^{*3} | |
| Storage temperature range | Tstg | -65~+125 | C° |
| Action temperature range | Topr | -40~+105 | C° |
| Terminal voltage | - | -0.3~VCC+1.0 | V |

When using at Ta=25°C or higher, 4.5mW(*1,*2) , 3.1mW(*3) to be reduced per 1°C

●Memory cell characteristics (VCC=2.5~5.5V)

| Deremeter | | Limits | Linit | Test Condition | |
|--|---------|--------|-------|----------------|----------------|
| Parameter | Min. | Тур. | Max. | – Unit | Test Condition |
| Number of data rewrite times ^{*1} | 100,000 | - | - | Times | Ta=-40∼105°C |
| Data hold years ^{*1} | 40 | - | - | Years | Ta=25°C |
| O O O O O O O O O O | | | | | |

OShipment data all address FFh

*1 Not 100% TESTED

Recommended operating conditions

| Parameter | Symbol | Limits | Unit | |
|----------------------|--------|---------|------|--|
| Power source voltage | VCC | 2.5~5.5 | M | |
| Input voltage | Vin | 0~VCC | V | |

●Electrical characteristics (Unless otherwise specified, Ta=-40~+105°C, VCC=2.5~5.5V)

| ol Mi | | | | | Conditions |
|-------|------------------------------|-----------------|--------------------|--|--|
| | n. | Тур. | Max. | Unit | Conditions |
| 0.7\ | /CC | - | - | V | |
| - | | - | 0.3 VCC | V | |
| - | | - | 0.4 | V | IOL=3.0mA (SDA) |
| -' | 1 | - | 1 | μA | VIN=0V~VCC |
| -' | 1 | - | 1 | μA | Vout=0V~VCC, (SDA) |
| | | | | m^ | VCC=5.5V,fscL=400kHz, twr=5ms, |
| - | | - | 3.0 ^{*2} | ШA | Byte write, Page write |
| | | | 0.5 | m۸ | VCC=5.5V,fscL=400kHz |
| - | | - | 0.5 | IIIA | Random read, current read, sequential read |
| _ | | | 2.0 | uА | VCC=5.5V, SDA · SCL=VCC |
| | - | | 2.0 | μΑ | A0, A1, A2=GND, WP=GND |
| | - ⁻ 1 - 2 - | 1 - 2 - - | -1 - 1 2 | $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ |

©Radiation resistance design is not made. *1 BR24A01A/02/04/08/16-WM, *2 BR24A32/64-WM

●Action timing characteristics (Unless otherwise specified, Ta=-40~+105°C, VCC=2.5~5.5V)


| Parameter | Symbol | | AST-MOD ≦VCC≦ | | - | IDARD-M ≦VCC≦ | - | Unit |
|--|--------------|------|------------------|------|------|------------------|------|------|
| | - | Min. | Тур. | Max. | Min. | Тур. | Max. | |
| SCL frequency | f SCL | - | - | 400 | - | - | 100 | kHz |
| Data clock "HIGH" time | thigh | 0.6 | - | - | 4.0 | - | - | μs |
| Data clock "LOW" time | tLOW | 1.2 | - | - | 4.7 | - | - | μs |
| SDA, SCL rise time ^{*1} | tR | - | - | 0.3 | - | - | 1.0 | μs |
| SDA, SCL fall time ^{*1} | tF | - | - | 0.3 | - | - | 0.3 | μs |
| Start condition hold time | thd:sta | 0.6 | - | - | 4.0 | - | - | μs |
| Start condition setup time | tsu:sta | 0.6 | - | - | 4.7 | - | - | μs |
| Input data hold time | thd:dat | 0 | - | - | 0 | - | - | ns |
| Input data setup time | tsu:dat | 100 | - | - | 250 | - | - | ns |
| Output data delay time | tPD | 0.1 | - | 0.9 | 0.2 | - | 3.5 | μs |
| Output data hold time | tDH | 0.1 | - | - | 0.2 | - | - | μs |
| Stop condition setup time | tsu:sto | 0.6 | - | - | 4.7 | - | - | μs |
| Bus release time before transfer start | tBur | 1.2 | - | - | 4.7 | - | - | μs |
| Internal write cycle time | twR | - | - | 5 | - | - | 5 | ms |
| Noise removal valid period (SDA, SCL terminal) | tl | - | - | 0.1 | - | - | 0.1 | μs |
| WP hold time | thd:wp | 0 | - | - | 0 | - | - | ns |
| WP setup time | tsu:wp | 0.1 | - | - | 0.1 | - | - | μs |
| WP valid time | thigh:wp | 1.0 | - | - | 1.0 | - | - | μs |

*1 Not 100% tested

●FAST-MODE and STANDARD-MODE


FAST-MODE and STANDARD-MODE are of same actions, and mode is changed. They are distinguished by action speeds. 100kHz action is called STANDARD-MODE, and 400kHz action is called FAST-MODE. This action frequency is the maximum action frequency, so 100kHz clock may be used in FAST-MODE. At VCC=2.5V~5.5V, 400kHz, namely, action is made in FASTMODE. (Action is made also in STANDARD-MODE.)


Sync data input / output timing



OInput read at the rise edge of SCL OData output in sync with the fall of SCL

Fig.1-(a) Sync data input / output timing








Fig.1-(c) Write cycle timing





Fig.1-(d) WP timing at write execution



OAt write execution, in the area from the D0 taken clock rise of the first DATA(1), to tWR, set WP="LOW".

OBy setting WP "HIGH" in the area, write can be cancelled. When it is set WP="HIGH" during tWR, write is forcibly ended, and data of address under access is not guaranteed, therefore write it once again. Fig.1-(e) WP timing at write cancel

Block diagram






Fig.2 Block diagram

Pin assignment and description




| Terminal | Input / | | | | Function | | | | |
|----------|-------------------|------------------------|---|---------------|------------------|-----------------|-----------------------|------------|--|
| name | output | BR24A01A-WM | BR24A02-WM | BR24A04-WM | BR24A08-WM | BR24A16-WM | BR24A32-WM | BR24A64-WM | |
| A0 | Input | Slave addre | ess setting | Not connected | | | Slave address setting | | |
| A1 | Input | Slav | e address sett | ing | Not connected | | Slave address setting | | |
| A2 | Input | | Slave addre | ess setting | Not used | | Slave address setting | | |
| GND | - | | Reference voltage of all input / output, 0V | | | | | | |
| SDA | Input / output | | Slave and | d word addres | s, Serial data i | nput serial dat | a output | | |
| SCL | Input | | Serial clock input | | | | | | |
| WP | Input | Write protect terminal | | | | | | | |
| Vcc | - | | Connect the power source. | | | | | | |

Characteristic data (The following values are Typ. ones.)



www.rohm.com © 2009 ROHM Co., Ltd. All rights reserved.

Characteristic data (The following values are Typ. ones.)



3 Vcc[V] Fig.33 WP valid time tHIGH:WP

5 6

4

0 0 1 2

●I²C BUS communication

OI²C BUS data communication

- I²C BUS data communication starts by start condition input, and ends by stop condition input. Data is always 8bit long, and acknowledge is always required after each byte. I²C BUS carries out data transmission with plural devices connected by 2 communication lines of serial data (SDA) and serial clock (SCL).
- Among devices, there are "master" that generates clock and control communication start and end, and "slave" that is controlled by address peculiar to devices. EEPROM becomes "slave". And the device that outputs data to bus during data communication is called "transmitter", and the device that receives data is called "receiver".




Fig.34 Data transfer timing

OStart condition (Start bit recognition)

- Before executing each command, start condition (start bit) where SDA goes from 'HIGH' down to 'LOW' when SCL is 'HIGH' is necessary.
- This IC always detects whether SDA and SCL are in start condition (start bit) or not, therefore, unless this confdition is satisfied, any command is executed.

OStop condition (stop bit recongnition)

• Each command can be ended by SDA rising from 'LOW' to 'HIGH' when stop condition (stop bit), namely, SCL is 'HIGH'

OAcknowledge (ACK) signal


- This acknowledge (ACK) signal is a software rule to show whether data transfer has been made normally or not. In master and slave, the device (μ -COM at slave address input of write command, read command, and this IC at data output of readcommand) at the transmitter (sending) side releases the bus after output of 8bit data.
- The device (this IC at slave address input of write command, read command, and μ -COM at data output of read command) at the receiver (receiving) side sets SDA 'LOW' during 9 clock cycles, and outputs acknowledge signal (ACK signal) showing that it has received the 8bit data.
- This IC, after recognizing start condition and slave address (8bit), outputs acknowledge signal (ACK signal) 'LOW'.
- Each write action outputs acknowledge signal (ACK signal) 'LOW', at receiving 8bit data (word address and write data).
 Each read action outputs 8bit data (read data), and detects acknowledge signal (ACK signal) 'LOW'.
- When acknowledge signal (ACK signal) is detected, and stop condition is not sent from the master (μ-COM) side, this IC continues data output. When acknowledge signal (ACK signal) is not detected, this IC stops data transfer, and recognizes stop cindition (stop bit), and ends read action. And this IC gets in status.

ODevice addressing

- Output slave address after start condition from master.
- The significant 4 bits of slave address are used for recognizing a device type. The device code of this IC is fixed to '1010'.
 Next slave addresses (A2 A1 A0 --- device address) are for selecting devices, and plural ones can be used on a same bus according to the number of device addresses.
- The most insignificant bit (R/W --- READ / WRITE) of slave address is used for designating write or read action, and is as shown below.

Setting R / \overline{W} to 0 ------ write (setting 0 to word address setting of random read) Setting R / \overline{W} to 1 ------ read

| Туре | | | | | Slave | addres | S | | Maximum number of connected buses |
|-------------|---|---|---|---|-------|--------|----|-----|--------------------------------------|
| BR24A01A-WM | 1 | 0 | 1 | 0 | A2 | A1 | A0 | R/Ŵ | 8 |
| BR24A02-WM | 1 | 0 | 1 | 0 | A2 | A1 | A0 | R/Ŵ | 8 |
| BR24A04-WM | 1 | 0 | 1 | 0 | A2 | A1 | PS | R/Ŵ | 4 |
| BR24A08-WM | 1 | 0 | 1 | 0 | A2 | P1 | P0 | R/Ŵ | 2 |
| BR24A16-WM | 1 | 0 | 1 | 0 | P2 | P1 | P0 | R/Ŵ | 1 |
| BR24A32-WM | 1 | 0 | 1 | 0 | A2 | A1 | A0 | R/Ŵ | 8 |
| BR24A64-WM | 1 | 0 | 1 | 0 | A2 | A1 | A0 | R/Ŵ | 8 |



PS, P0~P2 are page select bits.


Note) Up to 4 units BR24A04-WM, up to 2 units of BR24A08-WM, and one unit of BR24A16-WM can be connected. Device address is set by 'H' and 'L' of each pin of A0, A1, and A2.

BR24A - WM series

•Write Command


OWrite cycle

 Arbitrary data is written to EEPROM. When to write only 1 byte, byte write is normally used, and when to write continuous data of 2 bytes or more, simultaneous write is possible by page write cycle. The maximum number of write bytes is specified per device of each capacity. Up to 32 arbitrary bytes can be written. (In the case of BR24A32 / A64-WM)




*1 As for WA7, BR24A01A-WM becomes Don't care.

Fig.35 Byte write cycle (BR24A01A/02/04/08/16-WM)




*1 As for WA12, BR24A32-WM becomes Don't care.

Fig.36 Byte write cycle (BR24A32/64-WM)



*1 As for WA7, BR24A01A-WM becomes Don't care. *2 As for BR24A01A/02-WM becomes (n+7).

Fig.37 Page write cycle (BR24A01A/02/04/08/16-WM)



*1 As for WA12, BR24A32-WM becomes Don't care.

Fig.38 Page write cycle (BR24A32/64-WM)


· Data is written to the address designated by word address (n-th address)

- · By issuing stop bit after 8bit data input, write to memory cell inside starts.
- When internal write is started, command is not accepted for tWR (5ms at maximum).
- By page write cycle, the following can be written in bulk : Up to 8 bytes (BR24A01A-WM, BR24A02-WM)
 - : Up to 16bytes (BR24A04-WM, BR24A08-WM, BR24A16-WM)
 - : Up to 32bytes (BR24A32-WM, BR24A64-WM
- And when data of the maximum bytes or higher is sent, data from the first byte is overwritten.

(Refer to "Internal address increment" of "Notes on page write cycle" in P8/16.)

- As for page write cycle of BR24A01A-WM and BR24A02-WM, after the significant 5 bits (4 significant bits in BR24A01A-WM) of word address are designated arbitrarily, and as for page write command of BR24A04-WM, BR24A08-WM, and BR24A16-WM, after page select bit (PS) of slave address is designated arbitrarily, by continuing data input of 2 bytes or more, the address of insignificant 4 bits (insignificant 3 bit in BR24A01A-WM, and BR24A02-WM) is incremented internally, and data up to 16 bytes (up to 8 bytes in BR24A01A-WM and BR24A02-WM) can be written.
 As for page write cycle of BR24A32-WM and BR24A64-WM, after the significant 7 bits (in the case of BR24A32-WM) of
- word address, or the significant 8 bits (in the case of BR24A64-WM) of word address are designated arbitrarily, by continuing data input of 2 byte or more, the address of insignificant 5 bits is incremented internally, and data up to 32 bytes can be written.


Note)



- *1 In BR24A16-WM, A2 becomes P2.
- *2 In BR24A08-WM, BR24A16-WM, A1 becomes P1.
- *3 In BR24A04-WM, A0 becomes PS, and in BR24A08-WM and BR24A16-WM, A0 becomes P0.

Fig.39 Difference of slave address of each type

ONotes on write cycle continuous input



*2 In BR24A08-WM, BR24A16-WM, A1 becomes P1.

*3 In BR24A04-WM, A0 becomes PS, and in BR24A08-WM and in BR24A16-WM, A0 becomes P0.

Fig.42 Difference of each type of slave address

A 2 A 1A

ONotes on page write cycle

List of numbers of page write

0

1

0

| Number of Pages | 8Byte | 16Byte | 32Byte |
|-------------------|---------------------------|--|--------------------------|
| Product number | BR24A01A-WM BR24A02-WM | BR24A04-WM BR24A08-WM BR24A16-WM | BR24A32-WM BR24A64-WM |


The above numbers are maximum bytes for respective types.

Any bytes below these can be written.

In the case BR24A02-WM, 1 page=8bytes, but the page write cycle write time is 5ms at maximum for 8byte bulk write. It does not stand 5ms at maximum \times 8byte=40ms(Max.).

OInternal address increment

Page write mode (in the case of BR24A02-WM)



No digit up

For example, when it is started from address 06h, therefore, increment is made as below,

 $06h \rightarrow 07h \rightarrow 00h \rightarrow 01h$ ---, which please note.

*06h · · · 06 in hexadecimal, therefore, 00000110 becomes a binary number.

OWrite protect (WP) terminal

• Write protect (WP) function

When WP terminal is set VCC (H level), data rewrite of all addresses is prohibited. When it is set GND (L level), data rewrite of all address is enabled. Be sure to connect this terminal to VCC or GND, or control it to H level or L level. Do not use it open. At extremely low voltage at power ON / OFF, by setting the WP terminal 'H', mistake write can be prevented. During tWR, set the WP terminal always to 'L'. If it is set 'H', write is forcibly terminated.

Read Command

ORead cycle

- Data of EEPROM is read. In read cycle, there are random read cycle and current read cycle.
- Random read cycle is a command to read data by designating address, and is used generally.

Current read cycle is a command to read data of internal address register without designating address, and is used when to verify just after write cycle. In both the read cycles, sequential read cycle is available, and the next address data can be read in succession.





Fig.45 Sequential read cycle (in the case of current read cycle)

· In random read cycle, data of designated word address can be read.

- When the command just before current read cycle is random read cycle, current read cycle (each including sequential read cycle), data of incremented last read address (n)-th address, i.e., data of the (n+1)-th address is output.
- When ACK signal 'LOW' after D0 is detected, and stop condition is not sent from master (μ-COM) side, the next address data can be read in succession.
- Read cycle is ended by stop condition where 'H' is input to ACK signal after D0 and SDA signal is started at SCL signal 'H' .
- When 'H' is not input to ACK signal after D0, sequential read gets in, and the next data is output.
- Therefore, read command cycle cannot be ended. When to end read command cycle, be sure input stop condition to input 'H' to ACK signal after D0, and to start SDA at SCL signal 'H'.

• Sequential read is ended by stop condition where 'H' is input to ACK signal after arbitrary D0 and SDA is started at SCL signal 'H'.

Note)




- *1 In BR24A16-WM, A2 becomes P2.
 - *2 In BR24A08-WM, BR24A16-WM, A1 becomes P1.
 - *3 In BR24A04-WM, A0 becomes PS, and in BR24A08-WM and BR24A16-WM, A0 becomes P0.

Fig.46 Difference of slave address of each type

Software reset

BR24A

Software reset is executed when to avoid malfunction after power on, and to reset during command input. Software reset has several kinds, and 3 kinds of them are shown in the figure below. (Refer to Fig.47(a), Fig.47(b), and Fig.47(c).) In dummy clock input area, release the SDA bus ('H' by pull up). In dummy clock area, ACK output and read data '0' (both 'L' level) may be output from EEPROM, therefore, if 'H' is input forcibly, output may conflict and over current may flow, leading to instantaneous power failure of system power source or influence upon devices.



* Start command from START input.

Acknowledge polling

During internal write execution, all input commands are ignored, therefore ACK is not sent back. During internal automatic write execution after write cycle input, next command (slave address) is sent, and if the first ACK signal sends back 'L', then it means end of write action, while if it sends back 'H', it means now in writing. By use of acknowledge polling, next command can be executed without waiting for tWR = 5ms.

When to write continuously, R/W = 0, when to carry out current read cycle after write, slave address R/W = 1 is sent, and if ACK signal sends back 'L', then execute word address input and data output and so forth.




Fig.48 Case to continuously write by acknowledge polling

•WP valid timing (write cancel)

WP is usually fixed to 'H' or 'L', but when WP is used to cancel write cycle and so forth, pay attention to the following WP valid timing. During write cycle execution, in cancel valid area, by setting WP='H', write cycle can be cancelled. In both byte write cycle and page write cycle, the area from the first start condition of command to the rise of clock to taken in D0 of data(in page write cycle, the first byte data) is cancel invalid area.

WP input in this area becomes Don't care. Set the setup time to rise of D0 taken SCL 100ns or more. The area from the rise of SCL to take in D0 to the end of internal automatic write (tWR) is cancel valid area. And, when it is set WP='H' during tWR, write is ended forcibly, data of address under access is not guaranteed, therefore, write it once again. (Refer to Fig.49.) After execution of forced end by WP, standby status gets in, so there is no need to wait for tWR (5ms at maximum).




Fig.49 WP valid timing

Command cancel by start condition and stop condition

During command input, by continuously inputting start condition and stop condition, command can be cancelled. (Refer to Fig. 50.)

However, in ACK output area and during data read, SDA bus may output 'L', and in this case, start condition and stop condition cannot be input, so reset is not available. Therefore, execute software reset. And when command is cancelled by start, stop condition, during random read cycle, sequential read cycle, or current read cycle, internal setting address is not determined, therefore, it is not possible to carry out current read cycle in succession. When to carry out read cycle in succession, carry out random read cycle.




Fig.50 Case of cancel by start, stop condition during slave address input

I/O peripheral circuit

OPull up resistance of SDA terminal

SDA is NMOS open drain, so requires pull up resistance. As for this resistance value (R_{PU}), select an appropriate value to this resistance value from microcontroller V_{IL} , I_L , and V_{OL} - I_{OL} characteristics of this IC. If R_{PU} is large, action frequency is limited. The smaller the R_{PU} , the larger the consumption current at action.

OMaximum value of RPU

The maximum value of R_{PU} is determined by the following factors.


- (1)SDA rise time to be determined by the capacitance (CBUS) of bus line of R_{PU} and SDA should be tR or below. And AC timing should be satisfied even when SDA rise time is late.
- (2)The bus electric potential (A) to be determined by input leak total (I_L) of device connected to bus at output of 'H' to SDA bus and RPU should sufficiently secure the input 'H' level (VIH) of microcontroller and EEPROM including recommended noise margin 0.2VCC.

$$Vcc - I_L R_{PU} - 0.2Vcc \ge V_{IH}$$
$$\therefore R_{PU} = \frac{0.8Vcc - V_{IH}}{I_L}$$

Ex.) When V_{CC} =3V, I_L=10 μ A, V_{IH}=0.7 V_{CC}, from (2)

$$R_{PU} \leq \frac{0.8 \times 3^{-} \ 0.7 \times 3}{10 \times 10^{-6}}$$





OMinimum value of R_{PU}

The minimum value of R_{PU} is determined by the following factors.

(1)When IC outputs LOW, it should be satisfied that V_{OLMAX}=0.4V and I_{OLMAX}=3mA.

$$\frac{V_{CC}-V_{OL}}{R_{PU}} \leq I_{OL} \qquad \therefore R_{PU} \leq \frac{V_{C}-V_{OL}}{I_{OL}}$$

Fig.51 I/O circuit diagram

(2)V_{OLMAX}=0.4V should secure the input 'L' level (V_{IL}) of microcontroller and EEPROM including recommended noise margin 0.1VCC.

VOLMAX ≦ VIL-0.1 VCC

Ex.) When VCC =3V, VOL=0.4V, IOL=3mA, microcontroller, EEPROM VIL=0.3VCC

from (1)

$$\begin{array}{rcl} \mathsf{R}_{\mathsf{PU}} \geqq & \frac{3 - 0.4}{3 \times 10^{-3}} \\ \geqq & 867 \left[\Omega\right] \end{array}$$

And

$$V_{OL} = 0.4 [V]$$

 $V_{IL} = 0.3 \times 3$
 $= 0.9 [V]$

Therefore, the condition (2) is satisfied.

OPull up resistance of SCL terminal

When SCL control is made at CMOS output port, there is no need, but in the case there is timing where SCL becomes 'Hi-Z', add a pull up resistance. As for the pull up resistance, one of several k $\Omega \sim$ several ten k Ω is recommended in consideration of drive performance of output port of microcontroller.

A0, A1, A2, WP process

OProcess of device address terminals (A0,A1,A2)

Check whether the set device address coincides with device address input sent from the master side or not, and select one among plural devices connected to a same bus. Connect this terminal to pull up or pull down, or VCC or GND. And, pins (N, C, PIN) not used as device address may be set to any of 'H', 'L', and 'Hi-Z'.

| | | , , _ , |
|--------------------|------------------|------------|
| Types with N.C.PIN | BR24A16/F/FJ -WM | A0, A1, A2 |
| | BR24A08/F/FJ-WM | A0, A1 |
| | BR24A04/F/FJ -WM | A0 |
| | | |


OProcess of WP terminal

WP terminal is the terminal that prohibits and permits write in hardware manner. In 'H' status, only READ is available and WRITE of all address is prohibited. In the case of 'L', both are available. In the case of use it as an ROM, it is recommended to connect it to pull up or VCC. In the case to use both READ and WRITE, control WP terminal or connect it to pull down or GND.

Cautions on microcontroller connection

ORs

In I²C BUS, it is recommended that SDA port is of open drain input/output. However, when to use CMOS input / output of tri state to SDA port, insert a series resistance Rs between the pull up resistance Rpu and the SDA terminal of EEPROM. This is controls over current that occurs when PMOS of the microcontroller and NMOS of EEPROM are turned ON simultaneously. Rs also plays the role of protection of SDA terminal against surge. Therefore, even when SDA port is open drain input/output, Rs can be used.




OMaximum value of Rs

The maximum value of Rs is determined by the following relations.

(1)SDA rise time to be determined by the capacity (CBUS) of bus line of Rpu and SDA should be tR or below. And AC timing should be satisfied even when SDA rise time is late.

(2)The bus electric potential (A) to be determined by Rpu and Rs the moment when EEPROM outputs 'L' to SDA bus should sufficiently secure the input 'L' level (V_{IL}) of microcontroller including recommended noise margin 0.1VCC.




 $\frac{(V_{CC} - V_{OL}) \times R_{S}}{R_{PU} + R_{S}} + V_{OL} + 0.1 V_{CC} \leq V_{IL}$ $\therefore R_{S} \leq \frac{V_{IL} - V_{OL} - 0.1 V_{CC}}{1.1 V_{CC} - V_{IL}} \times R_{PU}$

Example) When V_{CC} =3V, V_{IL} =0.3 V_{CC} , V_{OL} =0.4V, R_{PU} =20 $k\Omega$,

from(2), Rs $\leq \frac{0.3 \times 3 - 0.4 - 0.1 \times 3}{1.1 \times 3 - 0.3 \times 3} \times 20 \times 10^{3}$ $\leq 1.67 [k\Omega]$

OMinimum value of Rs

The minimum value of Rs is determined by over current at bus collision. When over current flows, noises in power source line, and instantaneous power failure of power source may occur. When allowable over current is defined as I, the following relation must be satisfied. Determine the allowable current in consideration of impedance of power source line in set and so forth. Set the over current to EEPROM 10mA or below.



$$\frac{V_{CC}}{Rs} \leq I$$

$$Rs \geq \frac{V_{CC}}{I}$$

Example) When Vcc=3V, I=10mA

$$Rs \geq \frac{3}{10 \times 10^{-3}}$$
$$\geq 300 [\Omega]$$

●I²C BUS input / output circuit

OInput (A0,A2,SCL)




Fig.56 Input pin circuit diagram

OInput / output (SDA)




Fig.57 Input / output pin circuit diagram

OInput (A1, WP)




Fig.58 Input pin circuit diagram

•Notes on power ON

At power on, in IC internal circuit and set, VCC rises through unstable low voltage area, and IC inside is not completely reset, and malfunction may occur. To prevent this, functions of POR circuit and LVCC circuit are equipped. To assure the action, observe the following conditions at power on.

1. Set SDA = 'H' and SCL ='L' or 'H'

2. Start power source so as to satisfy the recommended conditions of t_R, t_{OFF}, and Vbot for operating POR circuit.




Fig.59 Rise waveform diagram

Recommended conditions of t_{R} , t_{OFF} , Vbot

| t _R | t _{OFF} | Vbot |
|----------------|------------------|---------------|
| 10ms or below | 10ms or longer | 0.3V or below |
| 100ms or below | 10ms or longer | 0.2V or below |

- 3. Set SDA and SCL so as not to become 'Hi-Z'.
 - When the above conditions 1 and 2 cannot be observed, take the following countermeasures.
 - a) In the case when the above condition 1 cannot be observed. When SDA becomes 'L' at power on . →Control SCL and SDA as shown below, to make SCL and SDA, 'H' and 'H'.
 - \rightarrow Control SCL and SDA as shown below, to make SCL and SDA, "H" and "H".




Fig.60 When SCL= 'H' and SDA= 'L'

Fig.61 When SCL='L' and SDA='L'

- b) In the case when the above condition 2 cannot be observed. →After power source becomes stable, execute software reset(P11).
- c) In the case when the above conditions 1 and 2 cannot be observed. \rightarrow Carry out a), and then carry out b).

•Low voltage malfunction prevention function

LVCC circuit prevents data rewrite action at low power, and prevents wrong write. At LVCC voltage (Typ. =1.2V) or below, it prevent data rewrite.

VCC noise countermeasures

OBypass capacitor

When noise or surge gets in the power source line, malfunction may occur, therefore, for removing these, it is recommended to attach a by pass capacitor $(0.1\mu F)$ between IC VCC and GND. At that moment, attach it as close to IC as possible. And, it is also recommended to attach a bypass capacitor between board VCC and GND.

•Note of use

(1) Described numeric values and data are design representative values, and the values are not guaranteed.

- (2) We believe that application circuit examples are recommendable, however, in actual use, confirm characteristics further sufficiently. In the case of use by changing the fixed number of external parts, make your decision with sufficient margin in consideration of static characteristics and transition characteristics and fluctuations of external parts and our LSI.
- (3) Absolute maximum ratings

If the absolute maximum ratings such as impressed voltage and action temperature range and so forth are exceeded, LSI may be destructed. Do not impress voltage and temperature exceeding the absolute maximum ratings. In the case of fear exceeding the absolute maximum ratings, take physical safety countermeasures such as fuses, and see to it that conditions exceeding the absolute maximum ratings should not be impressed to LSI.

(4)GND electric potential

Set the voltage of GND terminal lowest at any action condition. Make sure that each terminal voltage is lower than that of GND terminal.


(5)Terminal design

In consideration of permissible loss in actual use condition, carry out heat design with sufficient margin.

(6)Terminal to terminal shortcircuit and wrong packaging


When to package LSI onto a board, pay sufficient attention to LSI direction and displacement. Wrong packaging may destruct LSI. And in the case of shortcircuit between LSI terminals and terminals and power source, terminal and GND owing to foreign matter, LSI may be destructed.

(7) Use in a strong electromagnetic field may cause malfunction, therefore, evaluate design sufficiently.




Package specifications


SOP8



SOP-J8



MSOP8



| N | |
|---|--|
| | ng or reproduction of this document, in part or in whole, is permitted without th f ROHM Co.,Ltd. |
| The conte | nt specified herein is subject to change for improvement without notice. |
| "Products | ent specified herein is for the purpose of introducing ROHM's products (hereinafte "). If you wish to use any such Product, please be sure to refer to the specifications be obtained from ROHM upon request. |
| illustrate t | of application circuits, circuit constants and any other information contained herei he standard usage and operations of the Products. The peripheral conditions mus nto account when designing circuits for mass production. |
| However, | e was taken in ensuring the accuracy of the information specified in this document should you incur any damage arising from any inaccuracy or misprint of suc n, ROHM shall bear no responsibility for such damage. |
| examples implicitly, other part | ical information specified herein is intended only to show the typical functions of an of application circuits for the Products. ROHM does not grant you, explicitly of any license to use or exercise intellectual property or other rights held by ROHM and ites. ROHM shall bear no responsibility whatsoever for any dispute arising from the chatechnical information. |
| equipmen | ucts specified in this document are intended to be used with general-use electroni t or devices (such as audio visual equipment, office-automation equipment, commu evices, electronic appliances and amusement devices). |
| The Produ | icts specified in this document are not designed to be radiation tolerant. |
| | HM always makes efforts to enhance the quality and reliability of its Products, hay fail or malfunction for a variety of reasons. |
| against th failure of a shall bear | sure to implement in your equipment using the Products safety measures to guar- e possibility of physical injury, fire or any other damage caused in the event of th any Product, such as derating, redundancy, fire control and fail-safe designs. ROHM no responsibility whatsoever for your use of any Product outside of the prescriber not in accordance with the instruction manual. |
| system wi may resul instrumer fuel-contr any of the | ucts are not designed or manufactured to be used with any equipment, device of hich requires an extremely high level of reliability the failure or malfunction of whici t in a direct threat to human life or create a risk of human injury (such as a medica it, transportation equipment, aerospace machinery, nuclear-reactor controller oller or other safety device). ROHM shall bear no responsibility in any way for use of Products for the above special purposes. If a Product is intended to be used for an stal purpose, please contact a ROHM sales representative before purchasing. |
| be contro | and to export or ship overseas any Product or technology specified herein that ma lled under the Foreign Exchange and the Foreign Trade Law, you will be required to cense or permit under the Law. |



Thank you for your accessing to ROHM product informations. More detail product informations and catalogs are available, please contact us.

ROHM Customer Support System

http://www.rohm.com/contact/

