

October 2009

SPM TM

# FSB67508

# Smart Power Module (SPM®)

### **Features**

- R<sub>DS(ON),MAX</sub>=11mΩ @ I<sub>D</sub>=38A,T<sub>J</sub>=25°C a half-bridge FRFET inverter including high voltage integrated circuit (HVIC)
- Negative dc-link terminals for inverter current sensing applications
- · HVIC for gate driving and protection functions
- 3/5V CMOS/TTL compatible, active-high interface
- · Isolation voltage rating of 1500Vrms for 1min.
- Embedded bootstrap diode in the package

## **General Description**

FSB67508 is a smart power module (SPM®) as a compact solution for small power motor drive applications such as Ebike. It is composed of 2 MOSFET, and 1 half-bridge HVIC for gate driving. This offers an extremely compact, high performance half-bridge inverter in a single isolated package. The package is optimized for the thermal performance and compactness for the use in the built-in motor application and any other application where the assembly space is concerned.




# **Absolute Maximum Ratings**

Symbol	Parameter	Conditions	Rating	Units
V <sub>PN</sub>	DC Link Input Voltage, Drain-source Voltage of each FET		75	V
I <sub>D25</sub>	Each FET Drain Current, Continuous	T <sub>C</sub> = 25°C	38	Α
I <sub>D80</sub>	Each FET Drain Current, Continuous	T <sub>C</sub> = 80°C	28	Α
I <sub>DP</sub>	Each FET Drain Current, Peak	T <sub>C</sub> = 25°C, Pulsed*	95	Α
P <sub>D</sub>	Maximum Power Dissipation	T <sub>C</sub> = 25°C, Each	32	W
V <sub>CC</sub>	Control Supply Voltage	Applied between V <sub>CC</sub> and COM	20	V
V <sub>BS</sub>	High-side Bias Voltage	Applied between V <sub>B</sub> and U	20	V
V <sub>IN</sub>	Input Signal Voltage	Applied between IN and COM	-0.3 ~ VCC	V
TJ	Operating Junction Temperature		-40 ~ 150	°C
T <sub>STG</sub>	Storage Temperature		-50 ~ 150	°C
$R_{\theta JC}$	Junction to Case Thermal Resistance	Each under inverter operating condition (Note 1)	3.9	°C/W

<sup>\*</sup>Repetitive rating : Pulse width limited by maximum junction temperature

# **Pin Descriptions**

Pin Number	Pin Name	Pin Description
1	Р	Positive DC-Link Input
2	VS	Bias Voltage Ground for High Side MOSFET Driving
3	VB	High-side Bias Voltage for MOSFET Driving
4	VCC	Bias Voltage for IC and Low side MOSFET Driving
5	HIN	Signal Input for High-side
6	LIN	Signal Input for Low-side
7	СОМ	Common Supply Ground
8	NC	No connection
9	N	Negative DC-Link Input
10	U	Output



#### Note

Source terminal of each low-side MOSFET is not connected to supply ground or bias voltage ground inside SPM<sup>®</sup>. External connections should be made as indicated in Figure2.

Figure 1. Internal Block Diagram

# $\textbf{Electrical Characteristics} \ \, (T_J = 25^{\circ}\text{C}, \, V_{\text{CC}} = V_{\text{BS}} = 15 \text{V Unless Otherwise Specified})$

Inverter Part (Each MOSFET Unless Otherwise Specified)

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>IN</sub> = 0V, I <sub>D</sub> = 250μA (Note 2)	75	-	-	V	
$\Delta BV_{DSS} / \Delta T_{J}$	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 250μA, Referenced to 25°C		0.6	-	٧	
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>IN</sub> = 0V, V <sub>DS</sub> = 75V	-	-	250	μΑ	
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	V <sub>CC</sub> = V <sub>BS</sub> = 15V, V <sub>IN</sub> = 5V, I <sub>D</sub> = 15A		9.4	11	mΩ	
$V_{SD}$	Drain-Source Diode Forward Voltage	V <sub>CC</sub> = V <sub>BS</sub> = 15V, V <sub>IN</sub> = 0V, I <sub>D</sub> = 15A		-	1.2	٧	
t <sub>ON</sub>		$V_{PN}$ = 48V, $V_{CC}$ = $V_{BS}$ = 15V, $I_{D}$ = 15A $V_{IN}$ = 0V $\leftrightarrow$ 5V Inductive load L=3mH High- and low-side FET switching	-	550	-	ns	
t <sub>OFF</sub>			-	2000	-	ns	
t <sub>rr</sub>	Switching Times		-	100	-	ns	
E <sub>ON</sub>			-	40	-	μJ	
E <sub>OFF</sub>		(Note 3)		190	-	μJ	
RBSOA Reverse-blas Sale Oper-		$V_{PN}$ = 55V, $V_{CC}$ = $V_{BS}$ = 15V, $I_D$ = $I_{DP}$ , $V_{DS}$ =BV <sub>DSS</sub> , $T_J$ = 150°C High- and low-side FET switching (Note 3)		Full Square			

## Control Part (Each HVIC Unless Otherwise Specified)

Symbol	Parameter		Conditions	Min	Тур	Max	Units
I <sub>QCC</sub>	Quiescent V <sub>CC</sub> Current	V <sub>CC</sub> =15V, V <sub>IN</sub> =0V	Applied between V <sub>CC</sub> and COM	-	-	160	μΑ
I <sub>QBS</sub>	Quiescent V <sub>BS</sub> Current	V <sub>BS</sub> =15V, V <sub>IN</sub> =0V	Applied between $V_{B(U)}$ -U, $V_{B(V)}$ -V, $V_{B(W)}$ -W	-	-	100	μА
UV <sub>CCD</sub>	Low-side Undervoltage	V <sub>CC</sub> Undervoltage Protection Detection Level		7.4	8.0	9.4	V
UV <sub>CCR</sub>	Protection (Figure 6)	V <sub>CC</sub> Undervoltage Protection Reset Level		8.0	8.9	9.8	V
UV <sub>BSD</sub>	High-side Undervoltage	V <sub>BS</sub> Undervoltage Protection Detection Level		7.4	8.0	9.4	V
UV <sub>BSR</sub>	Protection (Figure 7)	V <sub>BS</sub> Undervoltage Protection Reset Level		8.0	8.9	9.8	V
V <sub>IH</sub>	ON Threshold Voltage	Logic High Level	Applied between IN and COM	3.0	-	-	V
V <sub>IL</sub>	OFF Threshold Voltage	Logic Low Level	Applied between IN and COM	-	-	0.8	V
I <sub>IH</sub>	Input Pige Current	V <sub>IN</sub> = 5V	Annied between IN and COM	-	10	20	μΑ
I <sub>IL</sub>	Input Bias Current	V <sub>IN</sub> = 0V	Applied between IN and COM	-	-	2	μА

### Note:


- 1. BV<sub>DSS</sub> is the absolute maximum voltage rating between drain and source terminal of each FET inside SPM<sup>®</sup>. V<sub>PN</sub> should be sufficiently less than this value considering the effect of the stray inductance so that V<sub>DS</sub> should not exceed BV<sub>DSS</sub> in any case.
- t<sub>ON</sub> and t<sub>OFF</sub> include the propagation delay time of the internal drive IC. Listed values are measured at the laboratory test condition, and they can be different according to the
  field applications due to the effect of different printed circuit boards and wirings. Please see Figure 3 for the switching time definition with the switching test circuit of Figure 4.
- 3. The peak current and voltage of each FET during the switching operation should be included in the safe operating area (SOA). Please see Figure 4 for the RBSOA test circuit that is same as the switching test circuit.

## Package Marking & Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FSB67508	FSB67508	SPM10-AA	1	_	19

# **Recommended Operating Conditions**

Symbol	Parameter	Conditions	Value			Units
Symbol Parameter		Conditions	Min.	Тур.	Max.	Oillo
V <sub>PN</sub>	Supply Voltage	Applied between P and N	-	48	60	V
V <sub>CC</sub>	Control Supply Voltage	Applied between V <sub>CC</sub> and COM	13.5	15	16.5	V
V <sub>BS</sub>	High-side Bias Voltage	Applied between V <sub>B</sub> and output	13	15	16.5	V
V <sub>IN(ON)</sub>	Input ON Threshold Voltage	Applied between IN and COM	3.0	-	V <sub>CC</sub>	V
V <sub>IN(OFF)</sub>	Input OFF Threshold Voltage		0	-	0.6	V
t <sub>dead</sub>	Blanking Time for Preventing Arm-short	$V_{CC} = V_{BS} = 13.5 \sim 20V, T_J \le 150^{\circ}C$	1.0	-	-	μ\$
f <sub>PWM</sub>	PWM Switching Frequency	$T_J \le 150$ °C	-	15	-	kHz



#### Note:


- (1) The snubber capacitor, C3, should be placed near  $\ensuremath{\mathsf{SPM}}^{\ensuremath{\otimes}}$
- (2) Parameters for bootsrap circuit elements are dependent on PWM algorithm. For 15 kHz of switching frequency, typical example of parameters is shown above.
- (3) RC coupling(R<sub>5</sub> and C<sub>5</sub>) at each input (indicated as dotted lines) may be used to prevent improper input signal due to surge noise. Signal input of SPM<sup>®</sup> is compatible with standard CMOS or LSTTL outptus.
- (4) Bold lines should be short and thick in PCB pattern to have small stray inductance of circuit, which results in the reduction of surge voltage. Bypass capacitors such as C<sub>1</sub>, C<sub>2</sub> and C<sub>3</sub> should have good high-frequency characteristics to absorb high-frequency ripple current.

Figure 2. Recommended CPU Interface and Bootstrap Circuit with Parameters

### **Bootstrap Diode Part**

Symbol	Parameter	Conditions	Rating	Units
V <sub>RRM</sub>	Maixmum Repetitive Reverse Voltage		75	V
I <sub>F</sub>	Forward Current	T <sub>C</sub> = 25°C	0.5	Α
I <sub>FP</sub>	Forward Current (Peak)	T <sub>C</sub> = 25°C, Under 1ms Pulse Width	2	Α
TJ	Operating Junction Temperature		-40 ~ 150	°C
R <sub>B</sub>	Equivalent Bootstrap Resistance	T <sub>C</sub> = 25°C	15	Ω

4



(a) Turn-on (b) Turn-off Figure 3. Switching Time Definition




Figure 4. Switching and RBSOA(Single-pulse) Test Circuit (Low-side)




Figure 5. Undervoltage Protection (Low-side)




Figure 6. Undervoltage Protection (High-side)





Fig. 7. Example of Application Circuit




Note:

Built in bootstrap diode includes around 15 $\Omega$  resistance characteristic.

Figure 8. Built in Bootstrap Diode Characteristics

# **Detailed Package Outline Drawings**







#### **TRADEMARKS**

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPowerTMFPSTMAuto-SPMTMF-PFSTMBuild it NowTMFRFET®

CorePLUS™ Global Power Resource SM Green FPS™

CROSSVOLT<sup>TM</sup> Green FPSTM e-Series<sup>TM</sup>
CTL<sup>TM</sup> G $max^{TM}$ 

CTL

Grant

Gran

MicroFET™
MicroPak™
MillerDrive™
MotionMax™
Fairchild® Motion-SPM™
FACT Quiet Series™ OPTOLOGIC®

FAST®
FastvCore™
FETBench™
PDP SPM™

FETBench™ PDP SPM™ FlashWriter®\* Power-SPM™ PowerTrench<sup>®</sup> PowerXS™

Programmable Active Droop™

QFĒT<sup>®</sup>
QS™
Quiet Series™
RapidConfigure™

**O**TM

Saving our world, 1mW/W/kW at a time™ SmartMax™

SMART START™
SPM®
STEALTH™
SuperFET™
SuperSOT™-3
SuperSOT™-6
SuperSOT™-8
SuperSOT™-8
SuperSOT™-8
SuperMOS™
SyncFET™

Sync-Lock<sup>TM</sup>
Sync-Lock<sup>TM</sup>
SYSTEM ®\*

The Power Franchise®

the Wer\*
franchise

TinyBoost™
TinyBuck™
TinyCalc™
TinyLaic™

TinyLogic®
TINYOPTO™
TinyPower™
TinyPWM™
TinyWire™
TriFault Detect™
TRUECURRENT™\*
µSerDes™

SerDes\*
UHC®
Ultra FRFET™
UniFET™
VCX™
VisualMax™
XS™

\* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

OPTOPLANAR®

#### DISCLAIMER

FACT<sup>®</sup>

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

## PRODUCT STATUS DEFINITIONS

### **Definition of Terms**

20						
Datasheet Identification	Product Status	Definition				
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.				
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.				
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.				
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.				

Rev. I41