

Advance Information

MC92460EC/D
Rev. 1.0, 7/2002

MC92460 HDLC Controller
Hardware Specifications



NCSD Applications

This document contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications for the MC92460 Multichannel HDLC Controller.

The following topics are addressed:

Topic	Page
Section 1.1, "Features"	2
Section 1.2, "Electrical and Thermal Characteristics"	4
Section 1.2.1, "DC Electrical Characteristics"	4
Section 1.2.2, "Thermal Characteristics"	6
Section 1.2.3, "Power Considerations"	6
Section 1.2.4, "Power Dissipation"	6
Section 1.2.5, "AC Specifications"	7
Section 1.2.5.1, "SYSCLK Timing"	7
Section 1.2.5.2, "EXCLK Timing"	7
Section 1.2.5.3, "AC Timing"	8
Section 1.3, "Pinout"	11

Features

Figure 1 shows a block diagram of the MC92460.




Figure 1. MC92460 Block Diagram

1.1 Features

The following is an overview of the MC92460 feature set:

- Channels
 - 40 full-duplex HDLC channels
 - Programmable channel assignment (any logical channel to any signal)
 - Each channel has a default of 64 buffer descriptors (Rx and Tx) but the number of buffer descriptors per channel is configurable
- Controllers
 - Maximum throughput of 1919 Mbps; individual controllers operate up to 66.7 Mbps
 - All communication controllers operate asynchronously
 - Programmable frame size (maximum 65,535 bytes)
 - Transparent memory access with internal memory controller
- 60x Bus
 - MC92460 directly connects with a 64-bit data and 32-bit address 60x bus
 - Supports 66.7 MHz 60x bus speed, with aggregate bandwidth of up to 1919 Mbps depending

- on the type of main memory used
- Up to four MC92460's may be connected in parallel on the 60x bus
- Bus supports multiple master design
- Communication Buffers
 - Data Buffer
 - 256 Kbits on-chip memory for data buffers
 - 256 Kbit communication buffer can store up to 819 bytes per frame.
 - 80 channel virtual DMA functionality executes between off-chip memory and the communication buffer
 - BD Buffer
 - 32 Kbyte on-chip dual-port RAM for buffer descriptors
 - A total of 4096 buffer descriptors (2048 TxBD and 2048 RxBD)
- JTAG Support
 - Supports the IEEE1149.1 JTAG controller standard
- Power and Clocks
 - Supports single-beat and burst accesses
 - On-chip PLL for baud rate generator (maximum of 66.7 MHz)
 - Separate power supplies for core internal logic (1.8V) and for I/O (3.3V)
- Package
 - 480 pin TPGA, 1.27 mm pitch

1.2 Electrical and Thermal Characteristics

This section provides AC and DC electrical specifications and thermal characteristics for the MC92460.

1.2.1 DC Electrical Characteristics

This section describes the DC electrical characteristics for the MC92460. Table 1 shows the maximum electrical ratings.

Table 1. Maximum Temperatures and Voltages

Rating	Symbol	Value Name	Unit
Core supply voltage	VDD	-0.3 – 2.5	V
I/O supply voltage	VDDH	-0.3 – 3.6	V
Input voltage	VIN	GND-0.3 – 3.6	V
Junction temperature	T _J	120	°C
Storage temperature range	T _{STG}	-55 – 150	°C
Ambient temperature	T _A	-40 – 85	°C

Table 2 lists recommended operational voltage conditions.

Table 2. Recommended Operating Conditions

Rating	Symbol	Value	Unit
Core supply voltage	VDD	1.65 – 1.95	V
I/O supply voltage	VDDH	3.15 – 3.465	V
Input voltage	VIN	GND -0.3 – 3.6	V
Junction temperature	T _J	105	°C

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (either GND or V_{CC}).

Table 3 shows DC electrical characteristics.

Table 3. DC Electrical Characteristics

T_A=0 to 85°C; VDD=2.0±5% Vdc; VDDH=3.3±5% Vdc; GND=0Vdc; Load Capacitance < 10pF

Characteristics	Conditions	Symbol	Min	Max	Unit
Input high voltage		V _{IH}	2.0	3.465	V
Input low voltage		V _{IL}	GND	0.8	V
Input leakage current	V _{IN} =VDDH	I _{IN}	–	10	µA
HI-Z leakage current	V _{IN} =VDDH, GND	I _{OZ}	–10	+10	µA
Signal low input current	V _{IL} =0.8V	I _{IL}	–	60	µA
Signal high input current	V _{IH} =2.0V	I _{IH}	–	60	µA
Output high voltage	I _{OH} =-7.0mA	V _{OH}	2.4	-	V

Table 3. DC Electrical Characteristics (continued)

TA=0 to 85°C; VDD=2.0±5% Vdc; VDDH=3.3±5% Vdc; GND=0Vdc; Load Capacitance < 10pF

<p>Output low voltage</p> <ul style="list-style-type: none"> • BR • BG • ABB • TS • A[0-31] • AP[0-3] • APE • TT[0-4] • TBST • TSIZ[0-2] • GBL • CI • WT • LBCLAIM • BTO • INT • TC[0-1] • AACK • ARTRY • DBG • DBWO • DBB • DH[0-31],DL[0-31] • DP[0-7] • DPE • DBDIS • TA • DRTRY • TEA 	$I_{OL}=7.0\text{mA}$	V_{OL}		0.4	V
<p>Output low voltage</p> <ul style="list-style-type: none"> • Rx CLK[0-39] • Tx CLK[0-39] • Tx SD[0-39] • TDO • SBG • SDBG • SBR • SIRQ • CS0 • CS1 • CS2 	$I_{OL}=5.0\text{mA}$	V_{OL}		0.4	V

1.2.2 Thermal Characteristics

Table 4 describes thermal characteristics.

Table 4. Maximum Temperatures and Voltages

Characteristics	Symbol	Thermal Resistance Value	Unit	Air Flow
Thermal resistance for 480 TBGA	θ_{JA}	10.48	$^{\circ}\text{C}/\text{W}$	0 LFM
		8.61	$^{\circ}\text{C}/\text{W}$	100 LFM
		7.78	$^{\circ}\text{C}/\text{W}$	200 LFM
		6.89	$^{\circ}\text{C}/\text{W}$	400 LFM
		5.52	$^{\circ}\text{C}/\text{W}$	800 LFM

LFM = Linear Feet per Minute

1.2.3 Power Considerations

The average chip-junction temperature, T_J , can be obtained from the following:

$$T_J = T_A + (P_D \cdot \theta_{JA})$$

where

θ_{JA} = package thermal resistance, junction to ambient, $^{\circ}\text{C}/\text{W}$

T_A = ambient temperature, $^{\circ}\text{C}$

Power equations are the following:

$P_D = P_{VDD} + P_{VDDH} =$ chip total power dissipation, W

$P_{VDD} = I_{VDD} \times VDD =$ chip core power, W

$P_{VDDH} = I_{VDDH} \times VDDH$

= user-determined power dissipation on input/output pins, W

1.2.4 Power Dissipation

Table 5 describes maximum chip core power dissipation.

Table 5. Maximum Core Power Dissipation (PVDD)

VDD(V)	SYSCLK Frequency (MHz)	I _{VDD} (mA)	P _{VDD} (mW)	P _{VDDH} (mW)
1.95	66.7	650	980	920

1.2.5 AC Specifications

These AC specifications are target specifications.

1.2.5.1 SYSCLK Timing

Table 6 shows the system clock timing.

Table 6. Clock Timing

Characteristics	Symbol	Min	Max	Unit
Operation Frequency	f	60.0	66.7	MHz
Clock period		15.0	16.7	nS
Clock pulse width	t_{CL}, t_{CH}	7	8	nS
SYSCLK input high voltage	V_{IHC}	2.4	3.465	V
SYSCLK input low voltage	V_{ILC}	GND	0.4	V
SYSCLK Jitter			± 200	pS

Figure 2 shows the SYSCLK.




Figure 2. SYSCLK

1.2.5.2 EXCLK Timing

Table 7 shows the external clock timing.

Table 7. Clock Timing

Characteristics	Symbol	Min	Max	Unit
Operation Frequency	f	14.0	16.0	MHz
Clock duty		40	60	%
Clock Pulse width	t_{CL}, t_{CH}	25	42.8	nS
EXCLK input high voltage	V_{IHC}	2.4	3.465	V
EXCLK input low voltage	V_{ILC}	GND	0.4	V
EXCLK Jitter			± 200	pS

Electrical and Thermal Characteristics

Figure 3 shows the EXCLK.




Figure 3. EXCLK

1.2.5.3 AC Timing

Figure 4 shows the HDLC external clock with polarity not inverted. All time specifications were measured at expected load capacitance $C_L=8\text{pF}$.




Figure 4. HDLC External Clock

Figure 5 shows an HDLC internal clock (TxCK/RxCK output mode) whose polarity is not inverted.




Figure 5. HDLC Internal Clock

Table 8 shows the AC electrical characteristics. The frequency is 20 MHz.

Table 8. AC Electrical Characteristics

Spec Num	Characteristic	Min	Max	Unit
S1	HDLC input- external clock setup time	2		nS

Table 8. AC Electrical Characteristics

H1	HDLC input -external clock hold time	1		nS
S2	HDLC output- external clock setup time		14	nS
S3	HDLC input- internal clock setup time	12		nS
H3	HDLC input- internal clock hold time	0		nS
S4	HDLC output- internal clock setup time		4	nS

Figure 6 shows the interaction of several bus signals.




Figure 6. Bus Signals

Electrical and Thermal Characteristics

Table 9 shows the bus signal I/O characteristics. The frequency is 20 MHz.

Table 9. Bus Input/Output Characteristics

Spec Num	Characteristic	Min	Max	Unit
S10	TA/TEA input	6		nS
H10	TA/TEA input		1	nS
S11	Data bus input signals	7		nS
H11	Data bus input signals		1	nS
S12	All other input signals	7		nS
H12	All other input signals		1	nS
S13	AACK/TEA output	1	7	nS
S13'	TA output	1	8.5	nS
S14	BR/BG/DBG/SBG/SDBG output	1	7	nS
S15	Data bus output signals	1	8.5	nS
S16	All other output signals	1	7	nS

1.3 Pinout

Table 10. Pin Assignments

	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Ball	
A	PwV656	PwV658	PwV658	scan_out_e	PwV623	CoreV623	PwV624	CoreV623	D9	CoreV623	D57	D42	D42	D11	D55	D59	CoreV617	D28	D21	D45	D61	D31	D64	CoreV619	D31	D94	PwV659	PwV657	PwV656	A	
B	PwV657	PwV655	TEST0	scan_out_k	CoreV615	CS1	scan_out_h	D1	D25	CoreV616	D10	PwV627	D3	PwV628	CoreV617	D20	PwV630	D60	DP7	PwV632	D6	D30	D62	D23	D38	D55	PwV654	PwV654	PwV656	B	
C	PwV655	TEST1	PwV654	PwV622	scan_out_j	CoreV615	scan_out_j	D56	PwV625	D49	CoreV616	D4	D56	CoreV624	PwV624	D4	D56	D5	D29	D53	D14	CoreV625	PwV624	CoreV625	D47	D8	PwV653	DP1	PwV650	C	
D	SEN	FPKR	SMDD0	PwV623	scan_out_l	CSA2	scan_out_l	D48	D17	D41	D2	D26	CoreV624	D27	D43	D40	D44	CoreV631	CoreV618	CoreV618	D22	D46	D15	PwV635	D0	PwV652	DP0	DP2	DP3	D	
E	CSA5	CSA3	TEST3	SMODE1	PwV622	CS2	CS0	D24	D16	D03	PwV626	D18	D50	D19	D51	D12	scan_out_l	D13	D37	DP6	D38	D7	CoreV619	D63	PwV651	TR	TS20	CoreV640	CoreV640	E	
F	CSA1	PwV621	DPW0	scan_out_c	AMODE																				TEST	TS21	DEG	TS	CoreV650	F	
G	PCMD	TEST1	DPW0	CoreV614	CoreV614																				TS22	CTD0	ABB	XICK	XITYP	G	
H	TCK	TEST1	TDI	FPRESET	CSA0																				ERG	PwV641	TT0	DPE	TT2	H	
J	FULL0	ACoreV642	ERCLK	TDO	TMS																				TT1	TT3	TT4	SBCE1	PwV642	J	
K	scan_out_c	RxSD38	CoreV613	RxCK9	ACoreV622																				DBE	A0	CoreV641	A1	SBCE	K	
L	RxSD38	RxCK8	TS309	CoreV613	TxCK8																				A2	A3	CoreV651	A4	PwV643	L	
M	RxSD37	RxCK7	TS308	PwV620	TxCK8																				A5	A6	ERR	A7	A8	M	
N	TxCK8	RxSD6	RxCK6	TS307	TxCK7																				A9	PwV644	A10	A11	SBFR	N	
P	CoreV612	TS306	TxCK5	RxSD5	RxCK35																				A13	A14	PwV645	A12	A15	P	
R	TS305	CoreV612	scan_out_b	RxSD4	RxCK34																				CoreV620	A16	A17	CoreV642	CoreV642	R	
T	TxCK4	RxSD3	TS304	PwV619	RxCK33																				A20	PwV646	A19	A21	A18	T	
U	TxCK3	TS303	RxCK2	RxSD2	TxCK2																				PwV647	A24	A23	CoreV620	A22	U	
V	TxSD2	RxCK1	RxSD1	TxCK1	TS301																				TEA	A28	A27	A26	A25	V	
W	RxCK0	scan_out_a	RxSD0	CoreV611	TxCK0																				CoreV648	A31	PwV648	A30	A29	W	
Y	CoreV611	TS300	PwV618	RxCK9	TxCK29																				DPTRY	EBCLK	SREQ	CoreV63	INT	Y	
AA	RxSD29	TS3029	RxCK28	RxSD28	RxCK27																				AP3	PwV649	AP0	CSA6	B10	AA	
AB	TxCK28	TS3028	RxSD27	TxCK27	scan_in_k																				CI	WT	ZPE	AP2	AP1	AB	
AC	TS3027	RxCK26	RxSD26	CoreV610	CoreV610																				TC0	OE	MODE	PwV610	CSA4	AC	
AD	TxCK26	PwV617	TS3026	TxCK25	TxCK24																				FULL0	TxCK0	CoreV64	TC1	CSA7	AD	
AE	RxCK25	TS3025	TS3024	PwV615	PwV615																				PwV648	RxSD0	ACoreV61	SVSCLK	CoreV644	AE	
AF	RxSD24	RxCK24	RxCK23	PwV616	RxCK22																					RxCK1	PwV649	RxCK0	ACoreV61	TS300	AF
AG	PwV634	RxSD23	PwV617	TS3023	TS3022																						RxSD1	PwV650	TxSD1	PwV631	AG
AH	PwV651	PwV618	TxCK23	TxCK22	RxCK21																						RxCK2	TxCK1	PwV651	PwV613	AH
AJ	PwV619	PwV650	PwV633	scan_in_j	RxSD21																						TxSD2	PwV652	PwV644	PwV612	AJ
29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Ball		

HOW TO REACH US:**USA/EUROPE/LOCATIONS NOT LISTED:**

Motorola Literature Distribution
P.O. Box 5405, Denver, Colorado 80217
1-303-675-2140 or 1-800-441-2447

JAPAN:

Motorola Japan Ltd.
SPS, Technical Information Center
3-20-1, Minami-Azabu Minato-ku
Tokyo 106-8573 Japan
81-3-3440-3569

ASIA/PACIFIC:

Motorola Semiconductors H.K. Ltd.
Silicon Harbour Centre, 2 Dai King Street
Tai Po Industrial Estate, Tai Po, N.T., Hong Kong
852-26668334

TECHNICAL INFORMATION CENTER:

1-800-521-6274

HOME PAGE:

<http://www.motorola.com/semiconductors>

DOCUMENT COMMENTS:

FAX (512) 933-2625
Attn: NCSD Applications Engineering

Information in this document is provided solely to enable system and software implementers to use Motorola products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Motorola reserves the right to make changes without further notice to any products herein.

Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.



Motorola and the Stylized M Logo are registered in the U.S. Patent and Trademark Office. digital dna is a trademark of Motorola, Inc. All other product or service names are the property of their respective owners. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

© Motorola, Inc. 2002

MC92460EC/DEC/D