# 200 mA Ultra-Low Noise Very-Low Iq, High PSRR, LDO Linear Voltage Regulator

The NCP729 is a 200 mA LDO suitable to provide clean analog power supply rails for noise sensitive applications. This device features Ultra–Low Noise performance, High Power Supply Rejection Ratio and Very good transient response characteristics. Very Low Dropout and Very Low Quiescent Current makes this LDO an attractive choice for wide range of battery powered, portable products. Current Limit and Thermal Shutdown provide protection during failure conditions. NCP729 is available in 1.06 mm x 1.06 mm Chip Scale Package and it is stable with small 1 µF Ceramic capacitors.

#### **Features**

- Operating Input Voltage Range: 2.0 V to 5.5 V
- Fixed Voltage Options Available: 0.8 V to 3.5 V
- Very Low Quiescent Current: Max. 50 μA over Temperature
- Ultra Low Noise: 10 μV<sub>RMS</sub> from 100 Hz to 100 kHz
- Very Low Dropout: 86 mV Typical at 200 mA
- ±2% Accuracy over Full Load, Line and Temperature Variations
- High PSRR: 72 dB at 1 kHz
- Thermal Shutdown and Current Limit Protections
- Stable with a 1 µF Ceramic Output Capacitor
- Available in 1.06 mm x 1.06 mm 4-bump CSP Package
- Active Output Discharge for Fast Turn-Off
- These are Pb-free Devices

# **Typical Applications**

- PDAs, Tablets, GPS, Smartphones
- Wireless Handsets, Wireless LAN, Bluetooth, Zigbee
- Portable Medical Equipment
- Other Battery Powered Applications




Figure 1. Typical Application Schematic




# ON Semiconductor®

http://onsemi.com



4 BUMP CSP FC SUFFIX CASE 568AD

#### **DEVICE MARKING INFORMATION**



XXX = Specific Device Code

Y = Year WW = Work Week

# **PIN CONNECTIONS**



(Top View)

#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 12 of this data sheet.




Figure 2. Simplified Schematic Block Diagram

**Table 1. PIN FUNCTION DESCRIPTION** 

| Pin No.<br>4-bump CSP | Pin Name | Description  |
|-----------------------|----------|--|
| B2                    | OUT      | Regulated output voltage pin. A small 1 $\mu\text{F}$ ceramic capacitor is needed from this pin to ground to assure stability. |
| B1                    | GND      | Power supply ground. Soldered to large copper plane allows for better heat dissipation.  |
| A1                    | EN       | Enable pin. Driving EN over 0.9 V turns on the regulator. Driving EN below 0.4 V puts the regulator into shutdown mode.        |
| A2                    | IN       | Input pin. A small capacitor is needed from this pin to ground to assure stability.  |

Table 2. ABSOLUTE MAXIMUM RATINGS

| Rating                                    | Symbol              | Value                             | Unit |
|---|---------------------|-----------------------------------|------|
| Input Voltage (Note 1)                    | V <sub>IN</sub>     | -0.3 V to 6 V                     | V    |
| Output Voltage                            | V <sub>OUT</sub>    | -0.3 V to V <sub>IN</sub> + 0.3 V | V    |
| Enable Input                              | V <sub>EN</sub>     | -0.3 V to V <sub>IN</sub> + 0.3 V | V    |
| Output Short Circuit Duration             | t <sub>SC</sub>     | ∞                                 | s    |
| Maximum Junction Temperature              | T <sub>J(MAX)</sub> | 125                               | °C   |
| Storage Temperature                       | T <sub>STG</sub>    | -55 to 150                        | °C   |
| ESD Capability, Human Body Model (Note 2) | ESD <sub>HBM</sub>  | 2000                              | V    |
| ESD Capability, Machine Model (Note 2)    | ESD <sub>MM</sub>   | 200                               | V    |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- 1. Refer to ELECTRICAL CHARACTERISTIS and APPLICATION INFORMATION for Safe Operating Area.
- 2. This device series incorporates ESD protection and is tested by the following methods:
  - ESD Human Body Model tested per AEC-Q100-002 (EIA/JÉSD22-A114)
  - ESD Machine Model tested per AEC-Q100-003 (EIA/JESD22-A115)
  - Latchup Current Maximum Rating tested per JEDEC standard: JESD78.

**Table 3. THERMAL CHARACTERISTICS** 

| Rating  | Symbol         | Value     | Unit |
|---|----------------|-----------|------|
| Thermal Characteristics, 4-bump CSP package Thermal Resistance, Junction-to-Air (Note 3) Thermal Resistance, Junction-to-Air (Note 4) | $R_{	heta JA}$ | 90<br>157 | °C/W |

<sup>3.</sup> Specified according to JEDEC 51.7 4-Layer Board.


**Table 4. ELECTRICAL CHARACTERISTICS**  $-40^{\circ}C \le T_{J} \le 125^{\circ}C$ ;  $V_{IN} = V_{OUT(NOM)} + 0.3 \text{ V}$  or 2.0 V, whichever is greater;  $I_{OUT} = 10 \text{ mA}$ ,  $C_{IN} = C_{OUT} = 1 \text{ } \mu\text{F}$  unless otherwise noted. Typical values are at  $T_{J} = +25^{\circ}C$ . (Note 5)

| Parameter   | Test Conditions  |   | Symbol                                   | Min | Тур                                      | Max   | Unit          |
|---|--|---|--|-----|--|---|---------------|
| Operating Input Voltage                                     |  |   | V <sub>IN</sub>                          | 2.0 |  | 5.5   | V             |
| Output Voltage Accuracy                                     | $\begin{split} &V_{OUT}+0.3 \ V \leq V_{IN} \leq 5.5 \ V \\ &0 \ mA \leq I_{OUT} \leq 200 \ mA \end{split}$                                |   | V <sub>OUT</sub>                         | -2  |  | +2  | %             |
| Line Regulation   | $V_{OUT} + 0.3 \text{ V} \le V_{IN} \le 5.5 \text{ V}$   |   | Reg <sub>LINE</sub>                      |     | 150                                      |   | μV/V          |
| Load Regulation   | I <sub>OUT</sub> = 0 mA to 200 mA  |   | Reg <sub>LOAD</sub>                      |     | 2  |   | μV/mA         |
| Dropout Voltage (Note 6)                                    | $V_{DO} = V_{IN} - (V_{OUT(NOM)} - 100 \text{ mV})$ $I_{OUT} = 200 \text{ mA}$   | VOUT = 1.8 V<br>VOUT = 2.5 V<br>VOUT = 2.6 V<br>VOUT = 2.8 V<br>VOUT = 2.85 V<br>VOUT = 3.0 V<br>VOUT = 3.3 V | V <sub>DO</sub>                          |     | 170<br>100<br>90<br>80<br>80<br>70<br>65 | 220<br>140<br>130<br>120<br>120<br>110<br>100 | mV            |
| Quiescent Current   | I <sub>OUT</sub> = 0 mA  | •   | IQ                                       |     | 35                                       | 50  | μΑ            |
| Ground Current  | I <sub>OUT</sub> = 200 mA  | Vout < 1.8 V<br>Vout ≥ 1.8 V  | I <sub>GND</sub>                         |     | 255<br>155                               | 300<br>200                                    | μΑ            |
| Disable Current   | V <sub>EN</sub> = 0 V  | V <sub>EN</sub> = 0 V   |  |     | 0.3                                      | 1   | μΑ            |
| Output Current Limit  | V <sub>OUT</sub> = V <sub>OUT(NOM)</sub> – 100 mV  |   | l <sub>out</sub>                         | 250 | 400                                      | 530   | mA            |
| Output Short Circuit Current                                | V <sub>OUT</sub> = 0 V   |   | I <sub>SC</sub>                          | 250 | 400                                      | 530   | mA            |
| EN Pin Threshold Voltage<br>High Threshold<br>Low Threshold | V <sub>EN</sub> Voltage increasing V <sub>EN</sub> Voltage decreasing  |   | V <sub>EN_HI</sub><br>V <sub>EN_LO</sub> | 0.9 |  | 0.4   | V             |
| EN Pin Input Current  | V <sub>EN</sub> = 5.5 V  | V <sub>EN</sub> = 5.5 V   |  |     | 100                                      | 500   | nA            |
| Turn-on Time  | V <sub>OUT</sub> = 0 V to 98% V <sub>OUT(NOM)</sub> ,<br>after assertion of the EN   |   | t <sub>ON</sub>                          |     | 150                                      |   | μs            |
| Power Supply Rejection Ratio                                | $V_{IN} = 3.8 \text{ V}, V_{OUT} = 3.3 \text{ V}$ $V_{PP} = 100 \text{ mV}$ $I_{OUT} = 200 \text{ mA}$                                     | f = 100 Hz<br>f = 1 kHz<br>f = 10 kHz   | PSRR                                     |     | 74<br>72<br>56                           |   | dB            |
| Output Noise Voltage  | V <sub>OUT</sub> = 1.8 V, I <sub>OUT</sub> = 200 mA<br>f = 100 Hz to 100 kHz   |   | V <sub>N</sub>                           |     | 10                                       |   | $\mu V_{rms}$ |
| Line Transient  | $V_{OUT}$ + 0.3 V $\leq$ V $_{IN}$ $\leq$ V $_{OUT}$ + 1.3 V or V $_{OUT}$ + 0.3 V $\leq$ V $_{IN}$ $\leq$ V $_{OUT}$ + 1.3 V in 1 $\mu s$ |   |  |     | ±20                                      |   | mV            |
| Load Transient  | $I_{OUT}$ = 1 mA to 200 mA or $I_{OUT}$ = 200 mA to 1 mA in 1 $\mu s$  |   | $\Delta V_{OUT}$                         |     | ±80                                      |   | mV            |
| Undervoltage Lock-out                                       | V <sub>IN</sub> rising from 0 V to 5.5 V   |   | UVLO                                     | 1.3 | 1.6                                      | 1.9   | V             |
| Thermal Shutdown Temperature                                | Temperature increasing from T <sub>J</sub> = +25°C   |   | T <sub>SD</sub>                          |     | 165                                      |   | °C            |
| Thermal Shutdown Hysteresis                                 | Temperature falling from T <sub>SD</sub>   |   | T <sub>SDH</sub>                         | -   | 20                                       | _   | °C            |

<sup>5.</sup> Performance guaranteed over the indicated operating temperature range by design and/or characterization production tested at T<sub>J</sub> = T<sub>A</sub> = 25°C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.

6. Characterized when Vout falls 100 mV below the regulated voltage at Vin = Vout(NoM) + 0.3 V.

<sup>4.</sup> Single component mounted on 4-Layer Board, 480 mm<sup>2</sup>, Top Layer thickness: 1 oz, Cu Area: 100 mm<sup>2</sup>.



70 I<sub>OUT</sub> = 10 mA 60 50 PSRR (dB) PSRR (dB) 40 30  $V_{IN} = 2.3 V,$  $V_{OUT} = 1.8 V$  $I_{OUT} = 100 \text{ mA}$ 20  $C_{IN} = none,$  $I_{OUT} = 200 \text{ mA}$  $C_{OUT} = 1 \mu F$ 10 T<sub>A</sub> = 25°C 10 100 10 K 100 K 1 M 10 M FREQUENCY (Hz)

Figure 5. PSRR,  $V_{OUT}$  = 1.8 V,  $C_{OUT}$  = 1  $\mu F$ 




Figure 6. PSRR,  $V_{OUT}$  = 2.8 V,  $C_{OUT}$  = 1  $\mu$ F




Figure 7. PSRR,  $V_{OUT}$  = 3.3 V,  $C_{OUT}$  = 1  $\mu F$ 




Figure 8. PSRR,  $V_{OUT}$  = 3.3 V,  $C_{OUT}$  = 4.7  $\mu F$ 




Figure 9. Ground Current vs. Output Current,  $V_{OUT} = 0.8 \text{ V}$ 




Figure 10. Ground Current vs. Output Current,  $V_{OUT} = 3.3 \text{ V}$ 




Figure 11. Quiescent Current vs. Input Voltage,  $V_{OUT} = 0.8 \text{ V}$ 




Figure 12. Quiescent Current vs. Input Voltage, V<sub>OUT</sub> = 3.3 V




Figure 13. Dropout Voltage vs. Output Current,  $V_{OUT}$  = 1.8 V





Figure 14. Dropout Voltage vs. Output Current,  $V_{OUT} = 2.8 \text{ V}$ 

#### TYPICAL CHARACTERISTICS



JUNCTION TEMPERATURE (°C)

Figure 19. Load Regulation vs. Temperature

60

40

-20

-40

80

100

120

140

-20

-40

JUNCTION TEMPERATURE (°C)

Figure 20. Line Regulation vs. Temperature


60

40

20

100


120 140



550  $V_{IN} = 2.0 \text{ V or } V_{OUT(NOM)} + 0.3 \text{ V},$ SHORT CIRCUIT CURRENT (mA)  $C_{OUT} = C_{IN} = 1 \mu F$ , 500 V<sub>OUT</sub> = 0 V (Shorted to GND) 450  $V_{OUT(NOM)} = 3.3 V$ 400  $V_{OUT(NOM)} = 0.8 V$ 350 300 -40 -20 40 60 100 120 140 JUNCTION TEMPERATURE (°C)

**Temperature** 

Figure 22. Short Circuit Current vs. **Temperature** 







Figure 23. Shutdown Current vs. Temperature

Figure 24. Enable Input Current vs. Enable Voltage






Figure 25. Enable Threshold vs. Temperature

Figure 26. UVLO Threshold vs. Temperature




Figure 27. Turn-On Response, V<sub>OUT</sub> = 2.8 V




Figure 28. Turn-On Response, V<sub>OUT</sub> = 1.8 V




Figure 29. Turn-Off Response, V<sub>OUT</sub> = 2.8 V




Figure 30. Turn-Off Response, V<sub>OUT</sub> = 1.8 V




Figure 31. Load Transient Response,  $V_{OUT}$  = 2.8  $V_{\rm c}$   $I_{OUT}$  = 1 mA to 200 mA




Figure 32. Load Transient Response,  $V_{OUT}$  = 1.8  $V_{\rm c}$   $I_{OUT}$  = 1 mA to 200 mA




Figure 33. Load Transient Response,  $V_{OUT}$  = 2.8  $V_{,}$   $I_{OUT}$  = 10 mA to 200 mA




Figure 35. Short-Circuit Response, V<sub>OUT</sub> = 2.8 V




Figure 37. Line Transient Response, V<sub>OUT</sub> = 2.8 V




Figure 34. Load Transient Response,  $V_{OUT}$  = 1.8 V,  $I_{OUT}$  = 10 mA to 200 mA




Figure 36. Short–Circuit Response,  $V_{OUT} = 1.8 \text{ V}$ 




Figure 38. Line Transient Response, V<sub>OUT</sub> = 1.8 V




Figure 39. ESR vs. Output Current

### APPLICATIONS INFORMATION

#### General

The NCP729 is a high performance 200 mA Very Low Dropout Linear Regulator. This device delivers excellent noise and dynamic performance. It features typical quiescent current of 35  $\mu A$  at no–load, ultra–low noise of 10  $\mu V_{RMS}$  and high PSRR of 72 dB at 1 kHz. Such excellent dynamic parameters and small package size make the device an ideal choice for powering the precision analog and noise sensitive circuitry in portable applications. NCP729 requires very small voltage headroom for correct operation. The dropout for 3.3 V voltage option is only 68 mV (typ.) A logic EN input provides ON/OFF control of the output voltage. When the EN is low the device consumes as low as typ. 300 nA from the IN pin.

The device is fully protected in case of output overload, output short circuit condition and overheating, assuring a very robust design.

#### Input Capacitor (CIN)

It is recommended to connect a minimum of 1  $\mu F$  Ceramic X5R or X7R capacitor close to the IN pin of the device. This capacitor will provide a low impedance path for unwanted AC signals or noise modulated onto constant input voltage.

There is no requirement for the min./max. ESR of the input capacitor but it is recommended to use ceramic capacitors for their low ESR and ESL. A good input capacitor will limit the influence of input trace inductance and power source resistance during sudden load current changes. Larger input capacitor may be necessary if fast and large line/load transients are encountered in the application.

# Output Capacitor (COUT)

The NCP729 is designed to operate with a small  $1.0~\mu F$  ceramic capacitor on the output. To assure proper operation it is recommended to use min.  $1.0~\mu F$  capacitor with the initial tolerance of  $\pm 10\%$ , made of X7R or X5R dielectric material types.

NCP729 is internally compensated so there is no requirement for the minimum value of Equivalent Series Resistance (ESR) for the  $C_{OUT}$  but the maximum value of ESR should be less than 500 m $\Omega$ .

Larger output capacitors could be used to improve the load transient response or high frequency PSRR. This part is not designed to work with tantalum or electrolytic capacitors on the output due to their large ESR and ESL. The equivalent series resistance of tantalum capacitors is also strongly dependent on the temperature, increasing at low temperatures. The tantalum capacitors are generally more costly than ceramic capacitors.

The table below lists examples of suitable output capacitors:

| Part Number        | Description                              |
|--------------------|--|
| C0402C105K8PACTU   | 1 μF Ceramic ±10%,<br>10 V, 0402, X5R    |
| C1005X5R1A105K     | -  -                                     |
| GRM155R61A105KE15D | -  -                                     |
| 0402ZD105KAT2A     | -  -                                     |
| MCCA000571         | 1 μF Ceramic ±10%,<br>50 V, 1206, X7R    |
| ECJ-0EB0J475M      | 4.7 μF Ceramic ±20%,<br>6.3 V, 0402, X5R |

#### No-load Operation

The regulator remains stable and regulates the output voltage properly within the  $\pm 2\%$  tolerance limits with no external load applied to the output.

#### **Enable Operation**

The NCP729 uses the EN pin to enable, disable its output and to deactivate, activate the active output discharge function.

If the EN pin voltage is <0.4 V the device is guaranteed to be disabled. The pass transistor is turned—off and the active discharge transistor is active so that the output voltage  $V_{OUT}$  is pulled to GND through a 1 k $\Omega$  resistor. In the disable state the device consumes as low as typ. 300 nA from the  $V_{IN}$ .

If the EN pin voltage > 0.9 V the device is guaranteed to be enabled. The output voltage is regulated at the nominal value and the active discharge transistor is turned–off.

The EN pin has internal pull-down current source with typ. value of 110 nA which assures that the device is turned-off when the EN pin is not connected. A build in 2 mV of hysteresis in the EN prevents from periodic on/off oscillations that can occur due to noise.

In the case where the EN function isn't required the EN pin should be tied directly to IN.

## **Undervoltage Lockout**

The internal UVLO circuitry assures that the device becomes disabled when the  $V_{IN}$  falls below typ. 1.5 V. When the  $V_{IN}$  voltage ramps—up the NCP729 becomes enabled for  $V_{IN} \geq 1.6$  V. The 100 mV hysteresis prevents from on/off oscillations that can occur due to noise on  $V_{IN}$  line.

#### **Reverse Current**

The PMOS pass transistor has an inherent body diode which will be forward biased in the case that  $V_{OUT} > V_{IN}$ . Due to this fact in cases where the extended reverse current condition is anticipated the device may require additional external protection.

#### **Output Current Limit**

Output Current is internally limited within the IC to a typical 400 mA. The NCP729 will source this amount of current measured with the output voltage 100 mV lower than the nominal  $V_{OUT}$ . The short circuit current flowing to the IN pin when the Output Voltage is directly shorted to ground will be just slightly above 400 mA – typ. 410 mA. The current limit and short circuit were verified to work properly and to secure the part from the damage up to  $V_{IN} = 5.5 \, \text{V}$  at  $T_A = 25\,^{\circ}\text{C}$ . There is no limitation for the short circuit duration.

#### Thermal Shutdown

When the die temperature exceeds the Thermal Shutdown threshold ( $T_{SD}-165^{\circ}\text{C}$  typical), Thermal Shutdown event is detected and the device is disabled. The IC will remain in this state until the die temperature decreases below the Thermal Shutdown Reset threshold ( $T_{SDU}-140^{\circ}\text{C}$  typical). Once the IC temperature falls below the 140°C the LDO is enabled. The thermal shutdown feature provides protection from a catastrophic device failure due to accidental overheating. This protection is not intended to be used as a substitute for proper heat sinking.

## **Power Dissipation**

As power dissipated in the NCP729 increases, it might become necessary to provide some thermal relief. The maximum power dissipation supported by the device is dependent upon board design and layout. Mounting pad configuration on the PCB, the board material, and the ambient temperature affect the rate of junction temperature rise for the part.

The maximum power dissipation the IC can handle is given by:

$$P_{D(MAX)} = \frac{\left[T_{J(MAX)} - T_{A}\right]}{\theta_{JA}}$$
 (eq. 1)

The power dissipated by the NCP729 for given application conditions can be calculated from the following equations:

$$P_D \approx V_{IN} \! \left( I_{GND} @ I_{OUT} \right) + I_{OUT} \! \left( V_{IN} - V_{OUT} \right) \hspace{0.5cm} \text{(eq. 2)}$$

#### **Load Regulation**

The NCP729 features excellent load regulation of typical 200  $\mu V$  in the 0 mA to 200 mA range. Due to this fact at large load currents the major contributors to the output voltage shift will be the junction temperature increase and the PCB trace resistance.

# **Line Regulation**

The IC features very good line regulation of typical  $150 \,\mu\text{V/V}$  measured for the input voltage change from  $V_{IN} = V_{OLT} + 0.3 \, \text{V}$  to 5.5 V.

#### **Power Supply Rejection Ratio**

The NCP729 features very good Power Supply Rejection ratio. If desired the PSRR at higher frequencies in the range 100 kHz – 10 MHz can be tuned by the selection of C<sub>OUT</sub> capacitor and proper PCB layout. Additional Ferrite Bead Input filter will further improve the PSRR.

#### **Output Noise**

The IC is designed for ultra-low noise output voltage. Figures 3 and 4 illustrate the noise performance for different V<sub>OUT</sub>, I<sub>OUT</sub>, C<sub>OUT</sub>. Generally the noise performance in the indicated frequency range improves with increasing output current.

#### **PCB Layout Recommendations**

To obtain good transient performance and good regulation characteristics place  $C_{IN}$  and  $C_{OUT}$  capacitors close to the device pins and make the PCB traces wide.  $V_{OUT}$ ,  $V_{IN}$  and GND printed circuit board traces should be as wide as possible. When the impedance of these traces is high, there is a chance for noise pickup.

In order to minimize the solution size use 0402 capacitors. Larger copper area connected to the pins will improve the device thermal resistance. The actual power dissipation can be calculated by the formula given in Equation 2.


**Table 5. ORDERING INFORMATION** 

| Device         | Voltage Option | Marking | Package | Shipping <sup>†</sup> |
|----------------|----------------|---------|---------|-----------------------|
| NCP729FC08T2G  | 0.8V           | 7AA     | CSP4    |                       |
| NCP729FC18T2G  | 1.8V           | 7AB     |         |                       |
| NCP729FC25T2G  | 2.5V           | 7AG     |         |                       |
| NCP729FC26T2G  | 2.6V           | 7AC     |         | 5000 / Tana & Daal    |
| NCP729FC28T2G  | 2.8V           | 7AD     |         | 5000 / Tape & Reel    |
| NCP729FC285T2G | 2.85V          | 7AE     |         |                       |
| NCP729FC30T2G  | 3.0V           | 7AH     |         |                       |
| NCP729FC33T2G  | 3.3V           | 7AF     |         |                       |

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### PACKAGE DIMENSIONS

## CSP4, 1.06x1.06 CASE 568AD **ISSUE A**




#### NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M. 1994.
- CONTROLLING DIMENSION: MILLIMETERS. COPLANARITY APPLIES TO SPHERICAL CROWNS OF SOLDER BALLS.

|     | MILLIMETERS |      |  |  |
|-----|-------------|------|--|--|
| DIM | MIN MAX     |      |  |  |
| Α   |             | 0.70 |  |  |
| A1  | 0.21        | 0.26 |  |  |
| b   | 0.30        | 0.34 |  |  |
| D   | 1.06 BSC    |      |  |  |
| E   | 1.06 BSC    |      |  |  |
| е   | 0.50 BSC    |      |  |  |

#### **RECOMMENDED SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and are registered readerlands of semiconductor Components industries, Ite (SCILLC) and the series are injected to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative