# HYB25D512[40/80/16]0B[C/T](L) HYB25D512[40/80/16]0B[E/F](L)

512-Mbit Double-Data-Rate SDRAM DDR SDRAM



Rev. 1.70





HYB25D	512[40/80/16]0B[C/T](L), HYB25D512[40/80/16]0B[E/F](L)
Revision	History: 2007-11, Rev. 1.70
Page	Subjects (major changes since last revision)
All	Adapted Internet Version
All	Editorial Change
88,89	Corrected package outline
Previous	Revision: Rev. 1.63, 2006-09
All	Qimonda Update
Previous	Revision: Rev. 1.62, 2005-10

## **We Listen to Your Comments**

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document.

Please send your proposal (including a reference to this document) to:

techdoc@qimonda.com



# 1 Overview

This chapter gives an overview of the 512-Mbit Double-Data-Rate SDRAM product family and describes its main characteristics

# 1.1 Features

- · Double data rate architecture: two data transfers per clock cycle
- · Bidirectional data strobe (DQS) is transmitted and received with data, to be used in capturing data at the receiver
- DQS is edge-aligned with data for reads and is center-aligned with data for writes
- Differential clock inputs (CK and CK)
- · Four internal banks for concurrent operation
- · Data mask (DM) for write data
- · DLL aligns DQ and DQS transitions with CK transitions
- · Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS
- · Burst Lengths: 2, 4, or 8
- CAS Latency: (1.5), 2, 2.5, 3
- · Auto Pre charge option for each burst access
- · Auto Refresh and Self Refresh Modes
- RAS-lockout supported  $t_{\mathsf{RAP}} = t_{\mathsf{RCD}}$
- 7.8 μs Maximum Average Periodic Refresh Interval
- 2.5 V (SSTL\_2 compatible) I/O
- $V_{\rm DDQ}$  = 2.5 V ± 0.2 V and 2.6 V ± 0.1 V for DDR400
- $V_{\rm DD}$  = 2.5 V  $\pm$  0.2 V and 2.6 V  $\pm$  0.1 V for DDR400
- P(G)-TFBGA-60 and P(G)-TSOPII-66 package

TAB	LE 1
Perforr	mance
	Unit

Part Number Speed Code			<b>-</b> 5	-6	<b>-</b> 7	Unit
Speed Grade	Component		DDR400B	DDR333B	DDR266A	_
max. Clock Frequency	@CL3 $f_{CK3}$		200	166	_	MHz
	@CL2.5	$f_{\mathrm{CK2.5}}$	166	166	143	MHz
	@CL2	$f_{\rm CK2}$	133	133	133	MHz



# 1.2 Description

The 512-Mbit Double-Data-Rate SDRAM is a high-speed CMOS, dynamic random-access memory containing 536,870,912 bits. It is internally configured as a quad-bank DRAM.

The 512-Mbit Double-Data-Rate SDRAM uses a double-data-rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 2n pre fetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the 512-Mbit Double-Data-Rate SDRAM effectively consists of a single 2n-bit wide, one clock cycle data transfer at the internal DRAM core and two corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins.

A bidirectional data strobe (DQS) is transmitted externally, along with data, for use in data capture at the receiver. DQS is a strobe transmitted by the DDR SDRAM during Reads and by the memory controller during Writes. DQS is edge-aligned with data for Reads and center-aligned with data for Writes.

The 512-Mbit Double-Data-Rate SDRAM operates from a differential clock (CK and  $\overline{CK}$ ; the crossing of CK going HIGH and  $\overline{CK}$  going LOW is referred to as the positive edge of CK). Commands (address and control signals) are registered at every positive edge of CK. Input data is registered on both

edges of DQS, and output data is referenced to both edges of DQS, as well as to both edges of CK.

Read and write accesses to the DDR SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an Active command, which is then followed by a Read or Write command. The address bits registered coincident with the Active command are used to select the bank and row to be accessed. The address bits registered coincident with the Read or Write command are used to select the bank and the starting column location for the burst access.

The DDR SDRAM provides for programmable Read or Write burst lengths of 2, 4 or 8 locations. An Auto Precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst access.

As with standard SDRAMs, the pipelined, multibank architecture of DDR SDRAMs allows for concurrent operation, thereby providing high effective bandwidth by hiding row precharge and activation time.

An auto refresh mode is provided along with a power-saving power-down mode. All inputs are compatible with the Industry Standard for SSTL\_2. All outputs are SSTL\_2, Class II compatible.

Note: The functionality described and the timing specifications included in this data sheet are for the DLL Enabled mode of operation.



# **TABLE 2**

						Order	ing information		
Part Number <sup>1)</sup>	Org.	CAS-RCD-RP Latencies	Clock (MHz)	CAS-RCD-RP Latencies	Clock (MHz)	Speed	Package		
HYB25D512800BT-5	×8	3.0-3-3	200	2.5-3-3	166	DDR400B	P-TSOPII-66		
HYB25D512160BT-5	×16	]							
HYB25D512400BT-6	×4	2.5-3-3	166	2-3-3	133	DDR333			
HYB25D512800BT-6	×8	]							
HYB25D512160BT-6	×16	]							
HYB25D512160BTL-6	×16	]							
HYB25D512400BT-7	×4	]	143			DDR266	]		
HYB25D512400BC-5	×4	3.0-3-3	200	2.5-3-3	166	DDR400B	P-TFBGA-60		
HYB25D512800BC-5	×8	]							
HYB25D512160BC-5	×16	]							
HYB25D512400BC-6	×4	2.5-3-3	166	2-3-3	133	DDR333			
HYB25D512800BC-6	×8								
HYB25D512160BC-6	×16	]							

<sup>1)</sup> HYB: designator for memory components 25D: DDR SDRAMs at  $V_{\rm DDQ}$  = 2.5 V

512: 512-Mbit density 400/800/160: Product variations x4, ×8 and ×16

B: Die revision B

C/F/E/T: Package type FBGA and TSOP

L: Low power (on request)





# TABLE 3

HYB25D512800BF-5       ×8         HYB25D512160BF-5       ×16         HYB25D512400BF-6       ×4         2.5-3-3       166         2-3-3       133         DDR333												
Part Number	Org.				- 10 011	Speed	Package					
HYB25D512400BF-5	×4	3.0-3-3	200	2.5-3-3	166	DDR400B	PG-TFBGA-60					
HYB25D512800BF-5	×8											
HYB25D512160BF-5	×16											
HYB25D512400BF-6	×4	2.5-3-3	166	2-3-3	133	DDR333						
HYB25D512800BF-6	×8											
HYB25D512160BF-6	×16											
HYB25D512400BE-5	×4	3.0-3-3	200	2.5-3-3	166	DDR400B	PG-TSOPII-66					
HYB25D512800BE-5	×8											
HYB25D512160BE-5	×16											
HYB25D512400BE-6	×4	2.5-3-3	166	2-3-3	133	DDR333						
HYB25D512800BE-6	×8											
HYB25D512800BEL-6	×8											
HYB25D512160BE-6	×16											
HYB25D512160BEL-6	×16	7										
HYB25D512400BE-7	×4	7	143			DDR266A	]					



# 2 Pin Configuration

The pin configuration of a DDR SDRAM is listed by function in **Table 4** (60 pins). The abbreviations used in the Pin#/Buffer# column are explained in **Table 5** and **Table 6** respectively. The pin numbering for FBGA is depicted in **Figure 1** and that of the TSOP package in **Figure 2** 

				TABLE 4
				Pin Configuration of DDR SDRAM
Ball#/Pin#	Name	Pin Type	Buffer Type	Function
Clock Signal	ls			
G2, 45	СК	I	SSTL	Clock Signal  Note: CK and CK are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of CK. Output (read) data is referenced to the crossings of CK and CK (both directions of crossing).
G3, 46	CK	1	SSTL	Complementary Clock Signal
H3, 44	CKE	I	SSTL	Clock Enable: CKE HIGH activates, and CKE Low deactivates, internal clock signals and device input buffers and output drivers. Taking CKE Low provides Precharge Power-Down and Self Refresh operation (all banks idle), or Active Power-Down (row Active in any bank). CKE is synchronous for power down entry and exit, and for self refresh entry. CKE is asynchronous for self refresh exit. CKE must be maintained high throughout read and write accesses. Input buffers, excluding CK, $\overline{\text{CK}}$ and CKE are disabled during power-down. Input buffers, excluding CKE, are disabled during self refresh. CKE is an SSTL_2 input, but will detect an LVCMOS LOW level after $V_{\text{DD}}$ is applied on first power up. After $V_{\text{REF}}$ has become stable during the power on and initialization sequence, it must be mantained for proper operation of the CKE receiver. For proper self-refresh entry and exit, $V_{\text{REF}}$ must be mantained to this input.
Control Sign				
H7, 23	RAS	1	SSTL	Row Address Strobe
G8, 22	CAS	I	SSTL	Column Address Strobe
G7, 21	WE	I	SSTL	Write Enable
H8, 24	<u>cs</u>	I	SSTL	Chip Select  Note: All commands are masked when $\overline{CS}$ is registered HIGH. $\overline{CS}$ provides for external bank selection on systems with multiple banks. $\overline{CS}$ is considered part of the command code. The standard pinout includes one $\overline{CS}$ pin.
Address Sig	nals			
J8, 26	BA0	I	SSTL	Bank Address Bus 2:0
J7, 27	BA1	I	SSTL	Note: BA0 and BA1 define to which bank an Active, Read, Write or Precharge command is being applied. BA0 and BA1 also determines if the mode register or extended mode register is to be accessed during a MRS or EMRS cycle.



Ball#/Pin#	Name	Pin Type	Buffer Type	Function								
K7, 29	A0	I	SSTL	Address Bus 11:0								
L8, 30	A1	I	SSTL									
L7, 31	A2	I	SSTL									
M8, 32	A3	I	SSTL									
M2, 35	A4	I	SSTL									
L3, 36	A5	I	SSTL									
L2, 37	A6	I	SSTL									
K3, 38	A7	I	SSTL									
K2, 39	A8	I	SSTL									
J3, 40	A9	I	SSTL									
K8, 28	A10	I	SSTL									
	AP	1	SSTL									
J2, 41	A11	I	SSTL									
H2, 42	A12	1	SSTL	Address Signal 12								
				Note: 256 Mbit or larger dies								
	NC	NC		Note: 128 Mbit or smaller dies								
F9, 17 A13 I		I	SSTL	Address Signal 13								
				Note: 1 Gbit based dies								
	NC	NC		Note: 512 Mbit or smaller dies								
Data Signals ×			T =									
B7, 5	DQ0	I/O	SSTL	Data Signal 3:0								
D7, 11	DQ1	I/O	SSTL									
D3, 56	DQ2	I/O	SSTL									
B3, 62	DQ3	I/O	SSTL									
Data Strobe ×4	1		1									
E3, 51	DQS	I/O	SSTL	Data Strobe								
Data Mask ×4 c	<del>,                                    </del>	_										
F3, 47	DM	1	SSTL	Data Mask								
Data Signals ×			T =									
A8, 2	DQ0	1/0	SSTL	Data Signal 7:0								
B7, 5	DQ1	I/O	SSTL									
C7, 8	DQ2	I/O	SSTL									
D7, 11	DQ3	I/O	SSTL									
D3, 56	DQ4	I/O	SSTL									
C3, 59	DQ5	I/O	SSTL	Data Signal								
B3, 62	DQ6	I/O	SSTL									
A2, 65	DQ7	I/O	SSTL									



Ball#/Pin#	Name	Pin Type	Buffer Type	Function
Data Strobe ×8	organisati	on		
E3, 51	DQS	I/O	SSTL	Data Strobe
				Note: Output with read data, input with write data. Edge-aligned with read data, centered in write data. Used to capture write data.
Data Mask ×8 o	rganizatio	n		
F3, 47	DM	I	SSTL	Data Mask  Note: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a Write access. DM is sampled on both edges of DQS. Although DM pins are input only, the DM loading matches the DQ and DQS loading.
Data Signals ×			T	Ta
A8, 2	DQ0	I/O	SSTL	Data Signal 15:0
B9, 4	DQ1	I/O	SSTL	_
B7, 5	DQ2	I/O	SSTL	_
C9, 7	DQ3	1/0	SSTL	_
C7, 8	DQ4	1/0	SSTL	_
D9, 10	DQ5	1/0	SSTL	_
D7, 11	DQ6 DQ7	I/O	SSTL	_
E9, 13 E1, 54	DQ7	I/O	SSTL	_
D3, 56	DQ9	I/O	SSTL	_
D1, 57	DQ10	I/O	SSTL	$\dashv$
C3, 59	DQ11	I/O	SSTL	
C1, 60	DQ12	I/O	SSTL	
B3, 62	DQ13	I/O	SSTL	
B1, 63	DQ14	I/O	SSTL	
A2, 65	DQ15	I/O	SSTL	
Data Strobe ×1	6 organiza	tion		
E3, 51	UDQS	I/O	SSTL	Data Strobe Upper Byte
E7, 16	LDQS	I/O	SSTL	Data Strobe Lower Byte
Data Mask ×16	organizati	on		•
F3, 47	UDM	1	SSTL	Data Mask Upper Byte
F7, 20	LDM	I	SSTL	Data Mask Lower Byte
Power Supplies	s	•	•	
F1, 49	$V_{REF}$	Al		I/O Reference Voltage
A9, B2, C8, D2, E8, 3, 9, 15, 55, 61	$V_{DDQ}$	PWR		I/O Driver Power Supply
A7, F8, M7, 1, 18, 33	$V_{DD}$	PWR	_	Power Supply



Ball#/Pin#	Name	Pin Type	Buffer Type	Function
A1, B8, C2, D8, E2, 6, 12, 52, 58, 64	$V_{\rm SSQ}$	PWR	_	Power Supply
A3,F2, M3, 34, 48, 66,	$V_{\rm SS}$	PWR	_	Power Supply
Not Connected				
A2, 65	NC	NC	_	Not Connected  Note: x4 organization
A8, 2	NC	NC	_	Not Connected  Note: ×4 organization
B1, 63	NC	NC	_	Not Connected  Note: ×8 and ×4 organisation
B9, 4	NC	NC	_	Not Connected  Note: ×8 and ×4 organization
C1, 60	NC	NC	_	Not Connected  Note: ×8 and ×4 organization
C3, 59	NC	NC	_	Not Connected  Note: ×4 organization
C7, 8	NC	NC	_	Not Connected  Note: ×4 organization
C9, 7	NC	NC	_	Not Connected  Note: ×8 and ×4 organization
D1, 57	NC	NC	_	Not Connected  Note: ×8 and ×4 organization
D9, 10	NC	NC	_	Not Connected  Note: ×8 and ×4 organization
E1, 54	NC	NC	_	Not Connected  Note: ×8 and ×4 organization
E7, 16	NC	NC	_	Not Connected  Note: ×8 and ×4 organization
E9, 13	NC	NC	_	Not Connected  Note: ×8 and ×4 organization
F7, 20	NC	NC	_	Not Connected  Note: ×8 and ×4 organization
F9, 14, 17, 19, 25,43, 50, 53	NC	NC	_	Not Connected  Note: ×16,×8 and ×4 organization



# **TABLE 5**

# **Abbreviations for Pin Type**

	Abbieviations for i'm Type
Abbreviation	Description
I	Standard input-only pin. Digital levels.
0	Output. Digital levels.
I/O	I/O is a bidirectional input/output signal.
Al	Input. Analog levels.
PWR	Power
GND	Ground
NC	Not Connected

# **TABLE 6**

## **Abbreviations for Buffer Type**

	Appleviations for burier Type
Abbreviation	Description
SSTL	Serial Stub Terminated Logic (SSTL2)
LV-CMOS	Low Voltage CMOS
CMOS	CMOS Levels
OD	Open Drain. The corresponding pin has 2 operational states, active low and tristate, and allows multiple devices to share as a wire-OR.



# FIGURE 1

# Pin Configuration P-TFBGA-60 Top View, see the balls throught the package

				FII	n Cor	iligui	ation	1 -11	<u> </u>	<b>A-00</b>	i op i	,	300 1		uno t	mou	giit ti	ic pe
1	2	3	4	5	6	7	8	9		1	2	3	4	5	6	7	8	9
$V_{\rm SSQ}$	N.C.	$V_{\rm SS}$		Α		$V_{DD}$	N.C.	$V_{DDQ}$		$V_{\rm SSQ}$	DQ7	$V_{\rm SS}$		Α		$V_{DD}$	DQ0	$V_{DDQ}$
N.C.	$V_{DDQ}$	DQ3		В		DQ0	$V_{\rm SSQ}$	N.C.		N.C.	$V_{DDQ}$	DQ6		В		DQ1	$V_{\rm SSQ}$	N.C.
N.C.	$V_{\mathrm{SSQ}}$	N.C.		С		N.C.	$V_{\mathrm{DDQ}}$	N.C.		N.C.	$V_{\mathrm{SSQ}}$	DQ5		С		DQ2	$V_{DDQ}$	N.C.
N.C.	$V_{DDQ}$	DQ2		D		DQ1	$V_{\rm SSQ}$	N.C.		N.C.	$V_{DDQ}$	DQ4		D		DQ3	$V_{\rm SSQ}$	N.C.
N.C.	$V_{\mathrm{SSQ}}$	DQS		Е		N.C.	$V_{\mathrm{DDQ}}$	N.C.		N.C.	$V_{\rm SSQ}$	DQS		Е		N.C.	$V_{DDQ}$	N.C.
$V_{REF}$	$V_{\mathrm{SS}}$	DM		F		N.C.	$V_{DD}$	NC,A13		$V_{REF}$	$V_{\mathrm{SS}}$	DM		F		N.C.	$V_{DD}$	NC,A1
	СК	СК		G		WE	CAS				СК	СК		G		WE	CAS	
	NC,A12	CKE		Н		RAS	cs				NC,A12	CKE		Н		RAS	cs	
	A11	A9		J		BA1	BA0				A11	A9		J		BA1	BA0	
	A8	A7		K		A0	A10/AP				A8	A7		K		A0	A10/AP	
	A6	A5		L		A2	A1				A6	A5		L		A2	A1	
	A4	$V_{\rm SS}$		М		$V_{DD}$	A3				A4	$V_{\rm SS}$		М		$V_{DD}$	A3	
				(x4)										(x8)				
					1	2	3	4	5	6	7	8	9					
					$V_{\rm SSQ}$	DQ15	$V_{\mathrm{SS}}$		Α		$V_{DD}$	DQ0	$V_{DDQ}$					
					DQ14	$V_{DDQ}$	DQ13		В		DQ2	$V_{\mathrm{SSQ}}$	DQ1					
					DQ12	$V_{\rm SSQ}$	DQ11		С		DQ4	$V_{DDQ}$	DQ3					
					DQ10	$V_{DDQ}$	DQ9		D		DQ6	$V_{\rm SSQ}$	DQ5					
					DQ8	$V_{\rm SSQ}$	UDQS		Е		LDQS	$V_{DDQ}$	DQ7					
					$V_{REF}$	V <sub>SS</sub>	UDM		F		LDM		NC,A13					
						CK	СК		G		WE	CAS						
						NC,A12			Н		RAS	CS						
						A11	A9		J		BA1	BA0	1					
						A8	A7		K		A0	A10/AP						
						A6	A5		L		A2	A1						
						A4	V <sub>SS</sub>		M (v46)		$V_{DD}$	A3						
									(x16)								MPPI	D0060



MPPD0072

FIGURE 2 Pin Configuration P-TSOPII-66-1 x 4 x 8 x 16  $V_{\mathsf{DD}}$  $V_{\mathsf{DD}}$  $V_{\mathsf{DD}}$ 1 () 66  $V_{\rm SS}$  $V_{\rm SS}$  $V_{\rm SS}$ N.C. DQ0 DQ0 2 65 DQ15 DQ7 N.C. 3 64  $V_{\mathsf{DDQ}}$  $V_{\mathsf{DDQ}}$  $V_{\mathsf{DDQ}}$  $V_{\rm SSQ}$  $V_{\rm SSQ}$  $V_{SSQ}$ 4 N.C. N.C. DQ1 63 DQ14 N.C. N.C. DQ0 DQ1 DQ2 5 62 **DQ13** DQ6 DQ3  $V_{\rm SSQ}$  $V_{\rm SSQ}$ 6 61  $V_{\rm SSQ}$  $V_{\mathsf{DDQ}}$  $V_{\mathsf{DDQ}}$  $V_{\mathsf{DDQ}}$ N.C. N.C. DQ3 7 60 DQ12 N.C. N.C. DQ2 □8 DQ5 N.C. DQ4 59 DQ11 N.C. 9 58  $V_{\mathsf{DDQ}}$  $V_{\mathsf{DDQ}}$  $V_{\mathsf{DDQ}}$  $V_{\rm SSO}$  $V_{\rm SSQ}$  $V_{\rm SSQ}$ N.C. N.C. DQ5 □ 10 57 DQ10 N.C. N.C. DQ1 DQ3 DQ6 11 56 DQ9 DQ4 DQ2 12 55  $V_{\mathsf{DDQ}}$  $V_{\mathsf{DDQ}}$  $V_{\rm SSQ}$  $V_{\mathsf{DDQ}}$  $V_{\rm SSQ}$  $V_{\rm SSQ}$ 54 N.C. N.C. DQ7 13 DQ8 N.C. N.C. N.C. N.C. N.C. 14 53 N.C. N.C. N.C.  $V_{\mathsf{DDQ}}$ 15 52  $V_{\rm SSQ}$  $V_{\mathrm{SSQ}}$  $V_{\rm SSQ}$  $V_{\mathsf{DDQ}}$  $V_{\mathsf{DDQ}}$ N.C. N.C. **LDQS** 16 51 **UDQS** DQS DQS N.C.,A13 N.C.,A13 N.C.,A13 □ 17 50 N.C. N.C. N.C.  $V_{\mathsf{DD}}$ 49 18  $V_{\mathsf{DD}}$  $V_{\mathsf{DD}}$  $V_{\mathsf{REF}}$  $V_{\mathsf{REF}}$  $V_{\mathsf{REF}}$ N.C. N.C. N.C. 19 48  $V_{SS}$  $V_{\rm SS}$  $V_{\mathrm{SS}}$ N.C. N.C. LDM 20 47 **UDM** DM DM WE WE WE **1**21 46 CK CK CK CAS CAS CAS 22 45 CK CK CK RAS RAS RAS **23** CKE CKE CKE 44 CS<sub>0</sub> CS<sub>0</sub> CS<sub>0</sub> 24 43 N.C. N.C. N.C. N.C., CS1 N.C., CS1 **25** N.C., CS1 42 N.C.,A12 N.C.,A12 N.C.,A12 BA0 BA0 BA0 26 41 A11 A11 A11 BA1 BA1 BA1 ☐ 27 40 Α9 Α9 Α9 A10/AP A10/AP A10/AP 28 39 **A8 A8 A8** A0 **29** A0 A0 38 Α7 Α7 Α7 30 Α1 Α1 Α1 37 A6 A6 A6 □ 31 A2 A2 36 Α5 Α5 Α5 A2 32 35 A3 **A3** А3 A4 A4 A4 33 34  $V_{\rm SS}$  $V_{\mathsf{DD}}$  $V_{\mathsf{DD}}$  $V_{\mathsf{DD}}$  $V_{SS}$  $V_{SS}$ 




# **TABLE 7**

		Input/Output Functional Description
Symbol	Туре	Function
CK, CK	Input	Clock: CK and $\overline{\text{CK}}$ are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of $\overline{\text{CK}}$ . Output (read) data is referenced to the crossings of CK and $\overline{\text{CK}}$ (both directions of crossing).
CKE	Input	Clock Enable: CKE HIGH activates, and CKE Low deactivates, internal clock signals and device input buffers and output drivers. Taking CKE Low provides Precharge Power-Down and Self Refresh operation (all banks idle), or Active Power-Down (row Active in any bank). CKE is synchronous for power down entry and exit, and for self refresh entry. CKE is asynchronous for self refresh exit. CKE must be maintained high throughout read and write accesses. Input buffers, excluding CK, $\overline{\text{CK}}$ and CKE are disabled during power-down. Input buffers, excluding CKE, are disabled during self refresh. CKE is an SSTL_2 input, but will detect an LVCMOS LOW level after $V_{\text{DD}}$ is applied on first power up. After $V_{\text{REF}}$ has become stable during the power on and initialization sequence, it must be mantained for proper operation of the CKE receiver. For proper self-refresh entry and exit, $V_{\text{REF}}$ must be mantained to this input.
CS	Input	Chip Select: All commands are masked when $\overline{CS}$ is registered HIGH. $\overline{CS}$ provides for external bank selection on systems with multiple banks. $\overline{CS}$ is considered part of the command code. The standard pinout includes one $\overline{CS}$ pin.
RAS, CAS, WE	Input	<b>Command Inputs:</b> $\overline{RAS}$ , $\overline{CAS}$ and $\overline{WE}$ (along with $\overline{CS}$ ) define the command being entered.
DM	Input	Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a Write access. DM is sampled on both edges of DQS. Although DM pins are input only, the DM loading matches the DQ and DQS loading.
BA0, BA1	Input	<b>Bank Address Inputs:</b> BA0 and BA1 define to which bank an Active, Read, Write or Precharge command is being applied. BA0 and BA1 also determines if the mode register or extended mode register is to be accessed during a MRS or EMRS cycle.
A0 - A12	Input	Address Inputs: Provide the row address for Active commands, and the column address and Auto Precharge bit for Read/Write commands, to select one location out of the memory array in the respective bank. A10 is sampled during a Precharge command to determine whether the Precharge applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by BA0, BA1. The address inputs also provide the op-code during a Mode Register Set command.
DQ	Input/Output	Data Input/Output: Data bus.
DQS	Input/Output	<b>Data Strobe:</b> Output with read data, input with write data. Edge-aligned with read data, centered in write data. Used to capture write data.
N.C.	_	No Connect: No internal electrical connection is present.
$V_{DDQ}$	Supply	<b>DQ Power Supply:</b> $2.5 \text{ V} \pm 0.2 \text{ V}$ and $2.6 \text{ V} \pm 0.1 \text{ V}$ for DDR400
$V_{SSQ}$	Supply	DQ Ground
$V_{DD}$	Supply	<b>Power Supply:</b> 2.5 V $\pm$ 0.2 V and 2.6 V $\pm$ 0.1 V for DDR400
$V_{\rm SS}$	Supply	Ground
$V_{REF}$	Supply	SSTL_2 Reference Voltage: $(V_{\rm DDQ}/2)$



# 3 Functional Description



Field	Bits	Туре	Description
BL	[2:0]	w	Burst Length Number of sequential bits per DQ related to one read/write command.  Note: All other bit combinations are RESERVED.  001 <sub>B</sub> 2 010 <sub>B</sub> 4 011 <sub>B</sub> 8
ВТ	3	w	Burst Type 0 <sub>B</sub> Sequential 1 <sub>B</sub> Interleaved
CL	[6:4]	w	CAS Latency Number of full clocks from read command to first data valid window.  Note: All other bit combinations are RESERVED.  010 <sub>B</sub> 2  011 <sub>B</sub> 3  101 <sub>B</sub> (1.5 Optional, not covered by this data sheet)  110 <sub>B</sub> 2.5
MODE	[12:7]	w	Operating Mode  Note: All other bit combinations are RESERVED.  000000 <sub>B</sub> Normal Operation without DLL Reset  000010 <sub>B</sub> DLL Reset



BA1	BA0	A12	A11	A10	A9	A8	Α7	A6	A5	A4	А3	A2	A1	A0	_
0	1						MODE	Ē					DS	DLL	

Field	Bits	Туре	Description
DLL	0	w	DLL Status 0 <sub>B</sub> Enabled 1 <sub>B</sub> Disabled
DS	1	W	Drive Strength  0 <sub>B</sub> Normal  1 <sub>B</sub> Weak
MODE	[12:2]	w	Operating Mode  Note: All other bit combinations are RESERVED.  O <sub>B</sub> Normal Operation



# **TABLE 8**

			Truth Table 1a: Commands					
Name (Function)	cs	RAS	CAS	WE	Address	MNE	Notes	
Deselect (NOP)	Н	Х	Х	Х	Х	NOP	1)2)	
No Operation (NOP)	L	Н	Н	Н	Х	NOP	1)2)	
Active (Select Bank And Activate Row)	L	L	Н	Н	Bank/Row	ACT	1)3)	
Read (Select Bank And Column, And Start Read Burst)	L	Н	L	Н	Bank/Col	Read	1)4)	
Write (Select Bank And Column, And Start Write Burst)	L	Н	L	L	Bank/Col	Write	1)4)	
Burst Terminate	L	Н	Н	L	Х	BST	1)5)	
Precharge (Deactivate Row In Bank Or Banks)	L	L	Н	L	Code	PRE	1)6)	
Auto Refresh Or Self Refresh (Enter Self Refresh Mode)	L	L	L	Н	Х	AR/SR	1)7)8)	
Mode Register Set	L	L	L	L	Op-Code	MRS	1)9)	

- 1) CKE is HIGH for all commands shown except Self Refresh.  $V_{\rm REF}$  must be maintained during Self Refresh operation
- 2) Deselect and NOP are functionally interchangeable.
- 3) BA0-BA1 provide bank address and A0-A12 provide row address.
- 4) BA0, BA1 provide bank address; A0-Ai provide column address (where i = 8 for ×16, i = 9 for ×8 and 9, 11 for ×4); A10 HIGH enables the Auto Precharge feature (non persistent), A10 LOW disables the Auto Precharge feature.
- 5) Applies only to read bursts with Auto Precharge disabled; this command is undefined (and should not be used) for read bursts with Auto Precharge enabled or for write bursts.
- A10 LOW: BA0, BA1 determine which bank is precharged.
   A10 HIGH: all banks are precharged and BA0, BA1 are "Don't Care".
- 7) This command is AUTO REFRESH if CKE is HIGH; Self Refresh if CKE is LOW.
- 8) Internal refresh counter controls row and bank addressing; all inputs and I/Os are "Don't Care" except for CKE.
- 9) BA0, BA1 select either the Base or the Extended Mode Register (BA0 = 0, BA1 = 0 selects Mode Register; BA0 = 1, BA1 = 0 selects Extended Mode Register; other combinations of BA0-BA1 are reserved; A0-A12 provide the op-code to be written to the selected Mode Register).

# **TABLE 9**

### **Truth Table 1b: DM Operation**

Name (Function)	DM	DQs	Notes
Write Enable	L	Valid	1)
Write Inhibit	Н	Х	1)

<sup>1)</sup> Used to mask write data; provided coincident with the corresponding data.



# TABLE 10

Truth Table 2: Clock Enable (CKE)

Trutti Table 2. Clock Ellable (CK									
<b>Current State</b>	CKE n-1 CKEn		Command n	Action n	Notes				
	Previous Cycle	Current Cycle							
Self Refresh	L	L	X	Maintain Self-Refresh	1)				
Self Refresh	L	Н	Deselect or NOP	Exit Self-Refresh	2)				
Power Down	L	L	Х	Maintain Power-Down	_				
Power Down	L	Н	Deselect or NOP	Exit Power-Down	_				
All Banks Idle	Н	L	Deselect or NOP	Precharge Power-Down Entry	_				
All Banks Idle	Н	L	AUTO REFRESH Self Refresh Entry		_				
Bank(s) Active	Н	L	Deselect or NOP	Active Power-Down Entry	_				
	Н	Н	See Table 11	_	_				

<sup>1)</sup>  $V_{\rm REF}$  must be maintained during Self Refresh operation

### **Notes**

- 1. CKEn is the logic state of CKE at clock edge n: CKE n-1 was the state of CKE at the previous clock edge.
- 2. Current state is the state of the DDR SDRAM immediately prior to clock edge n.
- 3. COMMAND n is the command registered at clock edge n, and ACTION n is a result of COMMAND n.
- 4. All states and sequences not shown are illegal or reserved.

<sup>2)</sup> Deselect or NOP commands should be issued on any clock edges occurring during the Self Refresh Exit ( $t_{XSNR}$ ) period. A minimum of 200 clock cycles are needed before applying a read command to allow the DLL to lock to the input clock.



# TABLE 11

### Truth Table 3: Current State Bank n - Command to Bank n (same bank)

					Table 5. Guitelle		( <u>)</u>
Current State	CS	RAS	CAS	WE	Command	Action	Notes
Any	Н	Х	Х	Х	Deselect	NOP. Continue previous operation.	1)2)3)4)5)6)
	L	Н	Н	Н	No Operation	NOP. Continue previous operation.	1) to 6)
Idle	L	L	Н	Н	Active	Select and activate row	1) to 6)
	L	L	L	Н	AUTO REFRESH	_	1) to 7)
	L	L	L	L	MODE REGISTER SET	_	1) to 7)
Row Active	L	Н	L	Н	Read	Select column and start Read burst	1) to 6), 8)
	L	Н	L	L	Write	Select column and start Write burst	1) to 6), 8)
	L	L	Н	L	Precharge	Deactivate row in bank(s)	1) to 6), 9)
Read (Auto	L	Н	L	Н	Read	Select column and start new Read burst	1) to 6), 8)
Precharge	L	L	Н	L	Precharge	Truncate Read burst, start Precharge	1) to 6), 9)
Disabled)	L	Н	Н	L	BURST TERMINATE	BURST TERMINATE	1) to 6), 10)
Write (Auto	L	Н	L	Н	Read	Select column and start Read burst	1) to 6), 8), 11)
Precharge	L	Н	L	L	Write	Select column and start Write burst	1) to 6), 8)
Disabled)	L	L	Н	L	Precharge	Truncate Write burst, start Precharge	1) to 6), 9), 11)

- 1) This table applies when CKE n-1 was HIGH and CKE n is HIGH (see **Table 10** and after  $t_{XSNR}/t_{XSRD}$  has been met (if the previous state was self refresh).
- 2) This table is bank-specific, except where noted, i.e., the current state is for a specific bank and the commands shown are those allowed to be issued to that bank when in that state. Exceptions are covered in the notes below.
- 3) Current state definitions:
  - Idle: The bank has been precharged, and  $t_{\rm RP}$  has been met.
  - Row Active: A row in the bank has been activated, and  $t_{RCD}$  has been met. No data bursts/accesses and no register accesses are in progress.
  - Read: A Read burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
  - Write: A Write burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
- 4) The following states must not be interrupted by a command issued to the same bank.
  - Pre charging: Starts with registration of a Precharge command and ends when  $t_{\rm RP}$  is met. Once  $t_{\rm RP}$  is met, the bank is in the idle state. Row Activating: Starts with registration of an Active command and ends when  $t_{\rm RCD}$  is met. Once  $t_{\rm RCD}$  is met, the bank is in the "row active" state
  - Read w/Auto Precharge Enabled: Starts with registration of a Read command with Auto Precharge enabled and ends when  $t_{RP}$  has been met. Once  $t_{RP}$  is met, the bank is in the idle state.
  - Write w/Auto Precharge Enabled: Starts with registration of a Write command with Auto Precharge enabled and ends when  $t_{RP}$  has been met. Once  $t_{RP}$  is met, the bank is in the idle state.
  - Deselect or NOP commands, or allowable commands to the other bank should be issued on any clock edge occurring during these states. Allowable commands to the other bank are determined by its current state and according to **Table 12**.
- 5) The following states must not be interrupted by any executable command; Deselect or NOP commands must be applied on each positive clock edge during these states.
  - Refreshing: Starts with registration of an Auto Refresh command and ends when  $t_{RFC}$  is met. Once  $t_{RFC}$  is met, the DDR SDRAM is in the "all banks idle" state.
  - Accessing Mode Register: Starts with registration of a Mode Register Set command and ends when  $t_{\rm MRD}$  has been met. Once  $t_{\rm MRD}$  is met, the DDR SDRAM is in the "all banks idle" state.
  - Pre charging All: Starts with registration of a Precharge All command and ends when  $t_{RP}$  is met. Once  $t_{RP}$  is met, all banks is in the idle state.
- 6) All states and sequences not shown are illegal or reserved.
- 7) Not bank-specific; requires that all banks are idle.
- 8) Reads or Writes listed in the Command/Action column include Reads or Writes with Auto Precharge enabled and Reads or Writes with Auto Precharge disabled.
- 9) May or may not be bank-specific; if all/any banks are to be precharged, all/any must be in a valid state for pre charging.



- 10) Not bank-specific; BURST TERMINATE affects the most recent Read burst, regardless of bank.
- 11) Requires appropriate DM masking.

# **TABLE 12**

	T==	I <del></del>				lank n - Command to Bank m (diffe	
Current State	cs	RAS	CAS	WE	Command	Action	Notes
Any	Н	Χ	Х	Х	Deselect	NOP. Continue previous operation.	1)2)3)4)5)6)
	L	Н	Н	Н	No Operation	NOP. Continue previous operation.	1) to 6)
Idle	Х	X	Х	Х	Any Command Otherwise Allowed to Bank m	-	1) to 6)
Row Activating,	L	L	Н	Н	Active	Select and activate row	1) to 6)
Active, or Pre	L	Н	L	Н	Read	Select column and start Read burst	1) to 7)
charging	L	Н	L	L	Write	Select column and start Write burst	1) to 7)
	L	L	Н	L	Precharge	_	1) to 6)
Read (Auto	L	L	Н	Н	Active	Select and activate row	1) to 6)
Precharge	L	Н	L	Н	Read	Select column and start new Read burst	1) to 7)
Disabled)	L	L	Н	L	Precharge	_	1) to 6)
Write (Auto	L	L	Н	Н	Active	Select and activate row	1) to 6)
Precharge	L	Н	L	Н	Read	Select column and start Read burst	1) to 8)
Disabled)	L	Н	L	L	Write	Select column and start new Write burst	1) to 7)
	L	L	Н	L	Precharge	-	1) to 6)
Read (With Auto	L	L	Н	Н	Active	Select and activate row	1) to 6)
Precharge)	L	Н	L	Н	Read	Select column and start new Read burst	1) to 7), 9)
	L	Н	L	L	Write	Select column and start Write burst	1) to 7), 9), 10)
	L	L	Н	L	Precharge	_	1) to 6)
Write (With Auto	L	L	Н	Н	Active	Select and activate row	1) to 6)
Precharge)	L	Н	L	Н	Read	Select column and start Read burst	1) to 7), 9)
	L	Н	L	L	Write	Select column and start new Write burst	1) to 7), 9)
	L	L	Н	L	Precharge	-	1) to 6)

- This table applies when CKE n-1 was HIGH and CKE n is HIGH (see Table 10: Clock Enable (CKE) and after t<sub>XSNR</sub>/t<sub>XSRD</sub> has been met (if the previous state was self refresh).
- 2) This table describes alternate bank operation, except where noted, i.e., the current state is for bank n and the commands shown are those allowed to be issued to bank m (assuming that bank m is in such a state that the given command is allowable). Exceptions are covered in the notes below.
- 3) Current state definitions:
  - Idle: The bank has been precharged, and  $t_{RP}$  has been met.

Row Active: A row in the bank has been activated, and  $t_{\text{RCD}}$  has been met. No data bursts/accesses and no register accesses are in progress.

Read: A Read burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.

Write: A Write burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.

Read with Auto Precharge Enabled: See 10).

- Write with Auto Precharge Enabled: See 10).
- 4) AUTO REFRESH and Mode Register Set commands may only be issued when all banks are idle.
- 5) A BURST TERMINATE command cannot be issued to another bank; it applies to the bank represented by the current state only.
- 6) All states and sequences not shown are illegal or reserved.



- 7) Reads or Writes listed in the Command/Action column include Reads or Writes with Auto Precharge enabled and Reads or Writes with Auto Precharge disabled.
- 8) Requires appropriate DM masking.
- 9) Concurrent Auto Precharge:
  - This device supports "Concurrent Auto Precharge". When a read with auto precharge or a write with auto precharge is enabled any command may follow to the other banks as long as that command does not interrupt the read or write data transfer and all other limitations apply (e.g. contention between READ data and WRITE data must be avoided). The minimum delay from a read or write command with auto precharge enable, to a command to a different banks is summarized in **Table 13**.
- 10) A Write command may be applied after the completion of data output.

		TA Truth Table 5: Concurrent Auto	BLE 13 Precharge
From Command	To Command (different bank)	Minimum Delay with Concurrent Auto Precharge Support	Unit
WRITE w/AP	Read or Read w/AP	1 + (BL/2) + RU( $t_{WTR}/t_{CK}$ ) <sup>1)</sup>	t <sub>CK</sub>
	Write to Write w/AP	BL/2	$t_{CK}$
	Precharge or Activate	1	$t_{CK}$
Read w/AP	Read or Read w/AP	BL/2	t <sub>CK</sub>
	Write or Write w/AP	RU(CL) <sup>1)</sup> + BL/2	t <sub>CK</sub>
	Precharge or Activate	1	$t_{CK}$

<sup>1)</sup> RU means rounded to the next integer



# 4 Electrical Characteristics

# 4.1 Operating Conditions

				Absolu		TABLE 14 mum Ratings
Parameter	Symbol		Value	s	Unit	Note/ Test
		min.	typ.	max.		Condition
Voltage on I/O pins relative to $V_{\rm SS}$	$V_{\mathrm{IN}},V_{\mathrm{OUT}}$	-0.5	_	V <sub>DDQ</sub> + 0.5	V	-
Voltage on inputs relative to $V_{\rm SS}$	$V_{IN}$	<b>-</b> 1	_	+3.6	V	_
Voltage on $V_{\mathrm{DD}}$ supply relative to $V_{\mathrm{SS}}$	$V_{DD}$	<b>-</b> 1	-	+3.6	V	_
Voltage on $V_{\mathrm{DDQ}}$ supply relative to $V_{\mathrm{SS}}$	$V_{DDQ}$	<b>-</b> 1	-	+3.6	V	_
Operating temperature (ambient)	$T_{A}$	0	-	+70	°C	_
Storage temperature (plastic)	$T_{STG}$	-55	-	+150	°C	_
Power dissipation (per SDRAM component)	$P_{D}$	_	1	_	W	_

Attention: Stresses above the max. values listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit.

 $I_{\mathsf{OUT}}$ 

Short circuit output current



# **TABLE 15**

Input and Output Capacitances									
Parameter	Symbol	Values			Unit	Note/ Test Condition			
		Min.	Тур.	Max.					
Input Capacitance: CK, CK	$C_{I1}$	1.5	_	2.5	pF	TSOPII 1)			
		2.0	_	3.0	pF	TFBGA 1)			
Delta Input Capacitance	$C_{dl1}$	_	_	0.25	pF	1)			
Input Capacitance: All other input-only pins	$C_{12}$	1.5	-	2.5	pF	TFBGA 1)			
		2.0	_	3.0	pF	TSOPII 1)			
Delta Input Capacitance: All other input-only pins	$C_{dIO}$	_	_	0.5	pF	1)			
Input/Output Capacitance: DQ, DQS, DM	$C_{IO}$	3.5	-	4.5	pF	TFBGA <sup>1)2)</sup>			
		4.0	-	5.0	pF	TSOPII 1)2)			
Delta Input/Output Capacitance: DQ, DQS, DM	$C_{dIO}$	_	_	0.5	pF	1)			

<sup>1)</sup> These values are guaranteed by design and are tested on a sample base only.  $V_{DDQ} = V_{DD} = 2.5 \text{ V} \pm 0.2 \text{ V}$ , f = 100 MHz,  $T_A = 25 \text{ °C}$ ,  $V_{OUT(DC)}$ =  $V_{\rm DDQ}$ /2,  $V_{\rm OUT}$  (Peak to Peak) 0.2 V. Unused pins are tied to ground.

<sup>2)</sup> DM inputs are grouped with I/O pins reflecting the fact that they are matched in loading to DQ and DQS to facilitate trace matching at the board level.



# TABLE 16

# Electrical Characteristics and DC Operating Conditions

			Electrical	Characterisi	iics ai	id DC Operating Conditions
Parameter Symbol			Values		Unit	Note/Test Condition 1)
		Min.	Тур.	Max.		
Device Supply Voltage	$V_{DD}$	2.3	2.5	2.7	V	f <sub>CK</sub> ≤ 166 MHz
Device Supply Voltage	$V_{DD}$	2.5	2.6	2.7	V	$f_{\rm CK}$ > 166 MHz <sup>2)</sup>
Output Supply Voltage	$V_{DDQ}$	2.3	2.5	2.7	V	$f_{\rm CK} \le 166 \; {\rm MHz}^{3)}$
Output Supply Voltage	$V_{DDQ}$	2.5	2.6	2.7	V	$f_{\rm CK}$ > 166 MHz <sup>2)3)</sup>
EEPROM supply voltage	$V_{DDSPD}$	2.3	2.5	3.6	V	_
Supply Voltage, I/O Supply Voltage	$V_{\rm SS}, \ V_{\rm SSQ}$	0		0	V	_
Input Reference Voltage	$V_{REF}$	$0.49 \times V_{\mathrm{DDQ}}$	$0.5 \times V_{\mathrm{DDQ}}$	$0.51 \times V_{\mathrm{DDQ}}$	V	4)
I/O Termination Voltage (System)	$V_{TT}$	$V_{REF}$ – 0.04		V <sub>REF</sub> + 0.04	V	5)
Input High (Logic1) Voltage	$V_{IH(DC)}$	$V_{\sf REF}$ + 0.15		$V_{\rm DDQ}$ + 0.3	V	6)
Input Low (Logic0) Voltage	$V_{\rm IL(DC)}$	-0.3		$V_{\sf REF}$ – 0.15	V	6)
Input Voltage Level, CK and CK Inputs	$V_{IN(DC)}$	-0.3		$V_{\rm DDQ}$ + 0.3	V	6)
Input Differential Voltage, CK and CK Inputs	$V_{ID(DC)}$	0.36		$V_{\rm DDQ}$ + 0.6	V	6)7)
VI-Matching Pull-up Current to Pull-down Current	VI <sub>Ratio</sub>	0.71		1.4	_	8)
Input Leakage Current	$I_{I}$	-2		2	μА	Any input 0 V $\leq V_{\rm IN} \leq V_{\rm DD}$ ; All other pins not under test = 0 V $^{9)}$
Output Leakage Current	$I_{OZ}$	<b>-</b> 5		5	μА	DQs are disabled; 0 V $\leq V_{\rm OUT} \leq V_{\rm DDQ}^{-9}$
Output High Current, Normal Strength Driver	$I_{OH}$	_		-16.2	mA	$V_{\rm OUT} = _{1.95  \rm V}$
Output Low Current, Normal Strength Driver	$I_{OL}$	16.2		_	mA	V <sub>OUT</sub> = 0.35 V

- 1)  $0 \, ^{\circ}\text{C} \le T_{\text{A}} \le 70 \, ^{\circ}\text{C}; \ V_{\text{DDQ}} = 2.5 \, \text{V} \pm 0.2 \, \text{V}, \ V_{\text{DD}} = +2.5 \, \text{V} \pm 0.2 \, \text{V}; \ V_{\text{DDQ}} = 2.6 \, \text{V} \pm 0.1 \, \text{V}, \ V_{\text{DD}} = +2.6 \, \text{V} \pm 0.1 \, \text{V} \, \text{(DDR400)};$
- 2) DDR400 conditions apply for all clock frequencies above 166 MHz
- 3) Under all conditions,  $V_{\rm DDQ}$  must be less than or equal to  $V_{\rm DD}.$
- 4) Peak to peak AC noise on  $V_{\text{REF}}$  may not exceed  $\pm$  2%  $V_{\text{REF}}$  (DC).  $V_{\text{REF}}$  is also expected to track noise variations in  $V_{\text{DDQ}}$ . 5)  $V_{\text{TT}}$  is not applied directly to the device.  $V_{\text{TT}}$  is a system supply for signal termination resistors, is expected to be set equal to  $V_{\text{REF}}$ , and must track variations in the DC level of  $V_{\rm REF}$ .
- 6) Inputs are not recognized as valid until  $V_{\rm REF}$  stabilizes.
- 7)  $V_{\rm ID}$  is the magnitude of the difference between the input level on CK and the input level on  $\overline{\rm CK}$ .
- 8) The ratio of the pull-up current to the pull-down current is specified for the same temperature and voltage, over the entire temperature and voltage range, for device drain to source voltage from 0.25 to 1.0 V. For a given output, it represents the maximum difference between pull-up and pull-down drivers due to process variation.
- 9) Values are shown per pin.




# 4.2 AC Characteristics

(Notes 1-5 apply to the following Tables; Electrical Characteristics and DC Operating Conditions, AC Operating Conditions,  $I_{\rm DD}$  Specifications and Conditions, and Electrical Characteristics and AC Timing.)Note

### Note

- 1. All voltages referenced to  $V_{\rm SS}$
- 2. Tests for AC timing,  $I_{\rm DD}$ , and electrical, AC and DC characteristics, may be conducted at nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified.
- 3. Figure 3 represents the timing reference load used in defining the relevant timing parameters of the part. It is not intended to be either a precise representation of the typical system environment nor a depiction of the actual load presented by a production tester. System designers will use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers will correlate to their production test conditions (generally a coaxial transmission line terminated at the tester electronics).
- 4. AC timing and  $I_{\rm DD}$  tests may use a  $V_{\rm IL}$  to  $V_{\rm IH}$  swing of up to 1.5 V in the test environment, but input timing is still

- referenced to  $V_{\rm REF}$  (or to the crossing point for CK,  $\overline{\rm CK}$ ), and parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals is 1 V/ns in the range between  $V_{\rm IL(AC)}$  and  $V_{\rm IH(AC)}$ .
- 5. The AC and DC input level specifications are as defined in the SSTL\_2 Standard (i.e. the receiver effectively switches as a result of the signal crossing the AC input level, and remains in that state as long as the signal does not ring back above (below) the DC input LOW (HIGH) level).
- For System Characteristics like Setup & Holdtime
  Derating for Slew Rate, I/O Delta Rise/Fall Derating, DDR
  SDRAM Slew Rate Standards, Overshoot & Undershoot
  specification and Clamp V-I characteristics see the latest
  Industry specification for DDR components.





# TABLE 17

				AC Timi	ng - Abs	olute S	<b>Specifications</b>
Parameter	Symbol	-5		-6		Unit	Note/ Test
		DDR400B		DDR333			Condition 1)
		Min.	Max.	Min.	Max.		
DQ output access time from CK/CK	t <sub>AC</sub>	-0.5	+0.5	-0.7	+0.7	ns	2)3)4)5)
CK high-level width	$t_{CH}$	0.45	0.55	0.45	0.55	t <sub>CK</sub>	2)3)4)5)
Clock cycle time	$t_{CK}$	5	8	6	12	ns	$CL = 3.0^{2(3)4(5)}$
		6	12	6	12	ns	$CL = 2.5^{2(3)4(5)}$
		7.5	12	7.5	12	ns	$CL = 2.0^{2(3)4(5)}$
CK low-level width	$t_{CL}$	0.45	0.55	0.45	0.55	t <sub>CK</sub>	2)3)4)5)
Auto precharge write recovery + precharge time	$t_{DAL}$	$(t_{\text{WR}}/t_{\text{CK}})+(t_{\text{RP}}/t_{\text{CK}})$	ck)			t <sub>CK</sub>	2)3)4)5)6)
DQ and DM input hold time	$t_{DH}$	0.4	_	0.45	<u> </u>	ns	2)3)4)5)
DQ and DM input pulse width (each input)	$t_{DIPW}$	1.75	_	1.75	_	ns	2)3)4)5)6)
DQS output access time from CK/CK	$t_{DQSCK}$	-0.6	+0.6	-0.6	+0.6	ns	2)3)4)5)
DQS input low (high) pulse width (write cycle)	$t_{DQSL,H}$	0.35	_	0.35	_	t <sub>CK</sub>	2)3)4)5)
DQS-DQ skew (DQS and associated DQ signals)	$t_{DQSQ}$	_	+0.40	_	+0.40	ns	TFBGA 2)3)4)5)
		_	+0.40	_	+0.45	ns	TSOPII 2)3)4)5)
Write command to 1 <sup>st</sup> DQS latching transition	$t_{DQSS}$	0.72	1.25	0.75	1.25	t <sub>CK</sub>	2)3)4)5)
DQ and DM input setup time	$t_{DS}$	0.4	_	0.45	_	ns	2)3)4)5)
DQS falling edge hold time from CK (write cycle)	t <sub>DSH</sub>	0.2	_	0.2	_	t <sub>CK</sub>	2)3)4)5)
DQS falling edge to CK setup time (write cycle)	$t_{DSS}$	0.2	_	0.2	_	t <sub>CK</sub>	2)3)4)5)
Clock Half Period	$t_{HP}$	min. $(t_{CL}, t_{CH})$	<b> </b>	min. $(t_{CL}, t_{CH})$	Ī—	ns	2)3)4)5)
Data-out <u>hig</u> h-impedance time from CK/CK	$t_{HZ}$	_	+0.7	-0.7	+0.7	ns	2)3)4)5)7)
Address and control input hold time	t <sub>IH</sub>	0.6	-	0.75	_	ns	fast slew rate 3)4)5)6)8)
		0.7	-	0.8	_	ns	slow slew rate <sup>3)4)5)6)8)</sup>
Control and Addr. input pulse width (each input)	$t_{IPW}$	2.2	_	2.2	_	ns	2)3)4)5)9)



Parameter	Symbol	-5		<b>-6</b>			Note/ Test	
		DDR400B		DDR333			Condition 1)	
		Min.	Max.	Min.	Max.		Condition 1	
Address and control input setup time	$t_{IS}$	0.6	_	0.75	_	ns	fast slew rate 3)4)5)6)8)	
		0.7	_	0.8	_	ns		
Data-out <u>low</u> -impedance time from CK/CK	$t_{LZ}$	-0.7	+0.70	-0.70	+0.70	ns	2)3)4)5)7)	
Mode register set command cycle time	$t_{MRD}$	2	_	2	_	t <sub>CK</sub>	2)3)4)5)	
DQ/DQS output hold time	$t_{QH}$	$t_{HP}$ $-t_{QHS}$	_	$t_{HP}$ $-t_{QHS}$	_	ns	2)3)4)5)	
Data hold skew factor	$t_{QHS}$	_	+0.50	_	+0.50	ns		
		_	+0.50	_	+0.55	ns		
Active to Autoprecharge delay	$t_{RAP}$	$t_{RCD}$	_	$t_{RCD}$	_	ns	2)3)4)5)	
Active to Precharge command	$t_{RAS}$	40	70E+3	42	70E+3	ns	2)3)4)5)	
Active to Active/Auto-refresh command period	$t_{RC}$	55	_	60	_	ns	2)3)4)5)	
Active to Read or Write delay	$t_{RCD}$	15	_	18	_	ns	2)3)4)5)	
Average Periodic Refresh Interval	$t_{REFI}$	_	7.8	_	7.8	μS	2)3)4)5)8)	
Auto-refresh to Active/Auto- refresh command period	$t_{RFC}$	65	_	72	_	ns	2)3)4)5)	
Precharge command period	$t_{RP}$	15	_	18	_	ns	2)3)4)5)	
Read preamble	$t_{RPRE}$	0.9	1.1	0.9	1.1	t <sub>CK</sub>	2)3)4)5)	
Read postamble	$t_{RPST}$	0.40	0.60	0.40	0.60	t <sub>CK</sub>	2)3)4)5)	
Active bank A to Active bank B command	$t_{RRD}$	10	_	12	_	ns	2)3)4)5)	
Write preamble	$t_{WPRE}$	0.25	_	0.25	<u> </u>	t <sub>CK</sub>	2)3)4)5)	
Write preamble setup time	$t_{WPRES}$	0	_	0	<u> </u>	ns		
Write postamble	$t_{WPST}$	0.40	0.60	0.40	0.60	t <sub>CK</sub>	2)3)4)5)11)	
Write recovery time	$t_{WR}$	15	_	15	_	ns	2)3)4)5)	
Internal write to read command delay	$t_{WTR}$	2	_	1	_	t <sub>CK</sub>	2)3)4)5)	
Exit self-refresh to non-read command	t <sub>XSNR</sub>	75	_	75	_	ns	2)3)4)5)	
Exit self-refresh to read command	$t_{XSRD}$	200	_	200	_	t <sub>CK</sub>	2)3)4)5)12)	

<sup>1)</sup>  $0 \, ^{\circ}\text{C} \le \text{T}_{\text{A}} \le 70 \, ^{\circ}\text{C}$ ;  $V_{\text{DDQ}} = 2.5 \, \text{V} \pm 0.2 \, \text{V}$ ,  $V_{\text{DD}} = +2.5 \, \text{V} \pm 0.2 \, \text{V}$  (DDR333);  $V_{\text{DDQ}} = 2.6 \, \text{V} \pm 0.1 \, \text{V}$ ,  $V_{\text{DD}} = +2.6 \, \text{V} \pm 0.1 \, \text{V}$  (DDR400) 2) Input slew rate  $\ge 1 \, \text{V/ns}$  for DDR400, DDR333

<sup>3)</sup> The CK/CK input reference level (for timing reference to CK/CK) is the point at which CK and CK cross: the input reference level for signals other than CK/CK, is  $V_{\rm REF}$ . CK/CK slew rate are  $\geq$  1.0 V/ns.

<sup>4)</sup> Inputs are not recognized as valid until  $V_{\rm REF}$  stabilizes.

<sup>5)</sup> The Output timing reference level, as measured at the timing reference point indicated in AC Characteristics (note 3) is  $V_{\rm TT}$ .

<sup>6)</sup> For each of the terms, if not already an integer, round to the next highest integer.  $t_{CK}$  is equal to the actual system clock cycle time.



- 7) t<sub>HZ</sub> and t<sub>LZ</sub> transitions occur in the same access time windows as valid data transitions. These parameters are not referred to a specific voltage level, but specify when the device is no longer driving (HZ), or begins driving (LZ).
- 8) Fast slew rate  $\geq$  1.0 V/ns , slow slew rate  $\geq$  0.5 V/ns and < 1 V/ns for command/address and CK &  $\overline{\text{CK}}$  slew rate > 1.0 V/ns, measured between  $V_{\text{IH(ac)}}$  and  $V_{\text{IL(ac)}}$ .
- 9) These parameters guarantee device timing, but they are not necessarily tested on each device.
- 10) The specific requirement is that DQS be valid (HIGH,LOW, or some point on a valid transition) on or before this CK edge. A valid transition is defined as monotonic and meeting the input slew rate specifications of the device. When no writes were previously in progress on the bus, DQS will be transitioning from Hi-Z to logic LOW. If a previous write was in progress, DQS could be HIGH, LOW at this time, depending on t<sub>DOSS</sub>.
- 11) The maximum limit for this parameter is not a device limit. The device operates with a greater value for this parameter, but system performance (bus turnaround) degrades accordingly.

12)

TABLE 18
AC Timing - Absolute Specifications

Parameter	Symbol	-7 DDR266A		Unit	Note/Test Condition <sup>1)</sup>
		Min.	Max.		
DQ output access time from CK/CK	$t_{AC}$	-0.75	+0.75	ns	2)3)4)5)
CK high-level width	$t_{CH}$	0.45	0.55	$t_{\rm CK}$	2)3)4)5)
Clock cycle time	$t_{CK}$	7.5	12	ns	$CL = 3.0^{2(3)4(5)}$
·	J GIT	7.5	12	ns	$CL = 2.5^{2(3)4(5)}$
		7.5	12	ns	$CL = 2.0^{2)3)4)5)$
CK low-level width	$t_{CL}$	0.45	0.55	$t_{CK}$	2)3)4)5)
Auto precharge write recovery + precharge time	$t_{DAL}$	$(t_{\rm WR}/t_{\rm CK})$ + $(t_{\rm RP}/t_{\rm CK})$	_	$t_{CK}$	2)3)4)5)6)
DQ and DM input hold time	$t_{DH}$	0.5	<u> </u>	ns	2)3)4)5)
DQ and DM input pulse width (each input)	$t_{DIPW}$	1.75	_	ns	2)3)4)5)6)
DQS output access time from CK/CK	$t_{DQSCK}$	-0.75	+0.75	ns	2)3)4)5)
DQS input low (high) pulse width (write cycle)	$t_{DQSL,H}$	0.35	<u> </u>	$t_{CK}$	2)3)4)5)
DQS-DQ skew (DQS and associated DQ signals)	$t_{DQSQ}$	_	+0.5	ns	TSOPII 2)3)4)5)
Write command to 1st DQS latching transition	$t_{DQSS}$	0.75	1.25	$t_{CK}$	2)3)4)5)
DQ and DM input setup time	$t_{DS}$	0.5	_	ns	2)3)4)5)
DQS falling edge hold time from CK (write cycle)	$t_{DSH}$	0.2	<u> </u>	$t_{CK}$	2)3)4)5)
DQS falling edge to CK setup time (write cycle)	$t_{DSS}$	0.2	<u> </u>	$t_{CK}$	2)3)4)5)
Clock Half Period	$t_{HP}$	min. $(t_{CL}, t_{CH})$		ns	2)3)4)5)
Data-out high-impedance time from CK/CK	$t_{HZ}$	-0.75	+0.75	ns	2)3)4)5)7)
Address and control input hold time	t <sub>IH</sub>	0.9	_	ns	fast slew rate 3)4)5)6)8)
		1.0	_	ns	slow slew rate 3)4)5)6)8)
Control and Addr. input pulse width (each input)	$t_{IPW}$	2.2	_	ns	2)3)4)5)9)
Address and control input setup time	$t_{IS}$	0.9	_	ns	fast slew rate 3)4)5)6)8)
		1.0	_	ns	slow slew rate 3)4)5)6)8)



Parameter	Symbol	-7		Unit	Note/Test	
		DDR266A			Condition <sup>1)</sup>	
		Min.	Max.			
Data-out low-impedance time from CK/CK	$t_{LZ}$	-0.75	+0.75	ns	2)3)4)5)7)	
Mode register set command cycle time	$t_{MRD}$	2	_	$t_{CK}$	2)3)4)5)	
DQ/DQS output hold time	$t_{QH}$	$t_{HP}$ $-t_{QHS}$		ns	2)3)4)5)	
Data hold skew factor	$t_{QHS}$	_	0.75	ns	TSOPII 2)3)4)5)	
Active to Read w/AP delay	$t_{RAP}$	$t_{RCD}$	_	ns	2)3)4)5)	
Active to Precharge command	$t_{RAS}$	45	120E+3	ns	2)3)4)5)	
Active to Active/Auto-refresh command period	$t_{RC}$	65	_	ns	2)3)4)5)	
Active to Read or Write delay	$t_{RCD}$	20	_	ns	2)3)4)5)	
Average Periodic Refresh Interval	$t_{REFI}$	7.8	_	μS	2)3)4)5)10)	
Auto-refresh to Active/Auto-refresh command period	$t_{RFC}$	75	_	ns	2)3)4)5)	
Precharge command period	$t_{RP}$	20	_	ns	2)3)4)5)	
Read preamble	$t_{RPRE}$	0.9	1.1	$t_{CK}$	2)3)4)5)	
Read postamble	$t_{RPST}$	0.4	0.6	$t_{CK}$	2)3)4)5)	
Active bank A to Active bank B command	$t_{RRD}$	15	_	ns	2)3)4)5)	
Write preamble	$t_{WPRE}$	0.25	_	$t_{CK}$	2)3)4)5)	
Write preamble setup time	t <sub>WPRES</sub>	0	_	ns	2)3)4)5)11)	
Write postamble	$t_{WPST}$	0.4	_	$t_{CK}$	2)3)4)5)12)	
Write recovery time	$t_{WR}$	15	_	ns	2)3)4)5)	
Internal write to read command delay	$t_{WTR}$	1	_	$t_{CK}$	2)3)4)5)	
Exit self-refresh to non-read command	$t_{XSNR}$	75		ns	2)3)4)5)13)	
Exit self-refresh to read command	$t_{XSRD}$	200	_	$t_{CK}$	2)3)4)5)	

- 1)  $V_{\rm DDQ}$  = 2.5 V ± 0.2 V,  $V_{\rm DD}$  = +2.5 V ± 0.2 V; 0 °C ≤  $T_{\rm A}$  ≤ 70 °C
- 2) Input slew rate ≥ 1 V/ns
- 3) The CK/CK input reference level (for timing reference to CK/CK) is the point at which CK and CK cross: the input reference level for signals other than CK/CK, is V<sub>REF</sub>. CK/CK slew rate are ≥ 1.0 V/ns.
- 4) Inputs are not recognized as valid until  $V_{\rm REF}$  stabilizes.
- 5) The Output timing reference level, as measured at the timing reference point indicated in AC Characteristics (note 3) is  $V_{\rm TT}$ .
- 6) For each of the terms, if not already an integer, round to the next highest integer.  $t_{\rm CK}$  is equal to the actual system clock cycle time.
- 7)  $t_{\rm HZ}$  and  $t_{\rm LZ}$  transitions occur in the same access time windows as valid data transitions. These parameters are not referred to a specific voltage level, but specify when the device is no longer driving (HZ), or begins driving (LZ).
- 8) Fast slew rate  $\geq$  1.0 V/ns , slow slew rate  $\geq$  0.5 V/ns and < 1 V/ns for command/address and CK &  $\overline{\text{CK}}$  slew rate > 1.0 V/ns, measured between  $V_{\text{IH(ac)}}$  and  $V_{\text{IL(ac)}}$ .
- 9) These parameters guarantee device timing, but they are not necessarily tested on each device.
- 10) A maximum of eight Autorefresh commands can be posted to any given DDR SDRAM device.
- 11) The specific requirement is that DQS be valid (HIGH, LOW, or some point on a valid transition) on or before this CK edge. A valid transition is defined as monotonic and meeting the input slew rate specifications of the device. When no writes were previously in progress on the bus, DQS will be transitioning from Hi-Z to logic LOW. If a previous write was in progress, DQS could be HIGH, LOW, or transitioning from HIGH to LOW at this time, depending on t<sub>DQSS</sub>.
- 12) The maximum limit for this parameter is not a device limit. The device operates with a greater value for this parameter, but system performance (bus turnaround) degrades accordingly.
- 13) In all circumstances,  $t_{\rm XSNR}$  can be satisfied using  $t_{\rm XSNR}$  =  $t_{\rm RFC,min}$  + 1 ×  $t_{\rm CK}$



# **TABLE 19**

 $I_{\rm DD}$  Conditions

	onditions
Parameter	Symbol
<b>Operating Current:</b> one bank; active/ precharge; $t_{RC} = t_{RCMIN}$ ; $t_{CK} = t_{CKMIN}$ ; DQ, DM, and DQS inputs changing once per clock cycle; address and control inputs changing once every two clock cycles.	$I_{DD0}$
Operating Current: one bank; active/read/precharge; Burst = 4; Refer to the following page for detailed test conditions.	$I_{\mathrm{DD1}}$
Precharge Power-Down Standby Current: all banks idle; power-down mode; CKE $\leq V_{\text{ILMAX}}$ ; $t_{\text{CK}} = t_{\text{CKMIN}}$	$I_{DD2P}$
Precharge Floating Standby Current: $\overline{\text{CS}} \geq V_{\text{IHMIN}}$ , all banks idle; CKE $\geq V_{\text{IHMIN}}$ ; $t_{\text{CK}} = t_{\text{CKMIN}}$ , address and other control inputs changing once per clock cycle, $V_{\text{IN}} = V_{\text{REF}}$ for DQ, DQS and DM.	$I_{DD2F}$
Precharge Quiet Standby Current: $\overline{\text{CS}} \geq V_{\text{IHMIN}}$ , all banks idle; $\text{CKE} \geq V_{\text{IHMIN}}$ ; $t_{\text{CK}} = t_{\text{CKMIN}}$ , address and other control inputs stable at $\geq V_{\text{IHMIN}}$ or $\leq V_{\text{ILMAX}}$ ; $V_{\text{IN}} = V_{\text{REF}}$ for DQ, DQS and DM.	$I_{\mathrm{DD2Q}}$
<b>Active Power-Down Standby Current:</b> one bank active; power-down mode; $CKE \le V_{ILMAX}$ ; $t_{CK} = t_{CKMIN}$ ; $V_{IN} = V_{REF}$ for DQ, DQS and DM.	$I_{DD3P}$
Active Standby Current: one bank active; $\overline{\text{CS}} \ge V_{\text{IHMIN}}$ ; $\text{CKE} \ge V_{\text{IHMIN}}$ ; $t_{\text{RC}} = t_{\text{RASMAX}}$ ; $t_{\text{CK}} = t_{\text{CKMIN}}$ ; $\text{DQ}$ , DM and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle.	$I_{\mathrm{DD3N}}$
<b>Operating Current:</b> one bank active; Burst = 2; reads; continuous burst; address and control inputs changing once per clock cycle; 50% of data outputs changing on every clock edge; CL = 2 for DDR200 and DDR266A, CL = 3 for DDR333; $t_{\text{CK}} = t_{\text{CKMIIN}}$ ; $t_{\text{OUT}} = 0 \text{ mA}$	$I_{DD4R}$
<b>Operating Current:</b> one bank active; Burst = 2; writes; continuous burst; address and control inputs changing once per clock cycle; 50% of data outputs changing on every clock edge; CL = 2 for DDR200 and DDR266A, CL = 3 for DDR333; $t_{\text{CK}} = t_{\text{CKMIN}}$	$I_{DD4W}$
Auto-Refresh Current: $t_{RC} = t_{RFCMIN}$ , burst refresh	$I_{DD5}$
<b>Self-Refresh Current:</b> CKE $\leq$ 0.2 V; external clock on; $t_{\text{CK}}$ = $t_{\text{CKMIN}}$	$I_{DD6}$
<b>Operating Current:</b> four bank; four bank interleaving with BL = 4; Refer to the following page for detailed test conditions.	$I_{DD7}$



# **TABLE 20**

								$I_{ extsf{DD}}$ Specification
	<b>-7</b>		<b>-6</b>	-6 DDR333		-5 DDR400B		Note/Test Condition <sup>1)</sup>
	DDR2	DDR266A						
Symbol	Тур.	Max.	Тур.	Max.	Тур.	Max.		
$I_{DD0}$	65	78	75	90	80	100	mA	×4/×8 <sup>2)3)</sup>
	80	95	90	110	100	120	mA	×16 <sup>3)</sup>
$I_{DD1}$	75	90	85	100	90	110	mA	×4/×8 <sup>3)</sup>
	90	110	105	125	115	140	mA	×16 <sup>3)</sup>
$I_{DD2P}$	1.5	4	1.6	4	1.7	4	mA	3)
$I_{DD2F}$	20	24	25	30	30	36	mA	3)
$I_{DD2Q}$	15	21	17	24	19	26	mA	3)
$I_{DD3P}$	9	13	11	15	12	16	mA	3)
$I_{DD3N}$	29	35	35	41	39	47	mA	×4/×8 <sup>3)</sup>
	31	37	37	44	42	50	mA	×16 <sup>3)</sup>
$I_{\rm DD4R}$	67	78	77	90	85	100	mA	×4/×8 <sup>3)</sup>
	85	100	105	125	120	145	mA	×16 <sup>3)</sup>
$I_{DD4W}$	71	83	81	95	90	105	mA	×4/×8 <sup>3)</sup>
	90	105	110	130	125	150	mA	×16 <sup>3)</sup>
$I_{DD5}$	170	205	185	220	205	245	mA	3)4)
$I_{DD6}$	2.6	5.0	2.7	5.0	2.8	5.0	mA	3)
	2.5	2.5	2.5	2.5	2.5	2.5	mA	low power
$I_{DD7}$	204	243	234	279	260	310	mA	×4/×8 <sup>3)</sup>
	215	255	255	310	285	340	mA	×16 <sup>3)</sup>

<sup>1)</sup> Test conditions for typical values:  $V_{\rm DD}$  = 2.5 V (DDR266, DDR333),  $V_{\rm DD}$  = 2.6 V (DDR400),  $T_{\rm A}$  = 25 °C, test conditions for maximum values:  $V_{\rm DD}$  = 2.7 V,  $T_{\rm A}$  = 10 °C

<sup>2)</sup>  $I_{\rm DD}$  specifications are tested after the device is properly initialized and measured at 133 MHz for DDR266, 166 MHz for DDR333, and 200 MHz for DDR400.

<sup>3)</sup> Input slew rate = 1 V/ns.


<sup>4)</sup> Enables on-chip refresh and address counters.



# 5 Package Outlines


There are two package types used for this product family each in lead-free and lead-containing assembly:

- P-TFBGA: Plastic Thin Fine-Pitch Ball Grid Array Package
- · P-TSOPII: Plastic Thin Small Outline Package Type II





# FIGURE 5





# **List of Tables**

Table 1	Performance	
Table 2	Ordering Information	5
Table 3	Ordering Information for RoHS compliant products	
Table 4	Pin Configuration of DDR SDRAM	
Table 5	Abbreviations for Pin Type	11
Table 6	Abbreviations for Buffer Type	11
Table 7	Input/Output Functional Description	
Table 8	Truth Table 1a: Commands	17
Table 9	Truth Table 1b: DM Operation	17
Table 10	Truth Table 2: Clock Enable (CKE)	18
Table 11	Truth Table 3: Current State Bank n - Command to Bank n (same bank)	19
Table 12	Truth Table 4: Current State Bank n - Command to Bank m (different bank)	20
Table 13	Truth Table 5: Concurrent Auto Precharge	21
Table 14	Absolute Maximum Ratings	22
Table 15	Input and Output Capacitances	23
Table 16	Electrical Characteristics and DC Operating Conditions	24
Table 17	AC Timing - Absolute Specifications	26
Table 18	AC Timing - Absolute Specifications	
Table 19	$I_{ extsf{DD}}$ Conditions	30
Table 20	$I_{ extsf{DD}}$ Specification	



# List of Figures

Figure 1	Pin Configuration P-TFBGA-60 Top View, see the balls throught the package	12
Figure 2	Pin Configuration P-TSOPII-66-1	13
Figure 3	AC Output Load Circuit Diagram / Timing Reference Load	25
Figure 4	Package Outline of P(G)-TFBGA-60	32
Figure 5	Package Outline of P(G)-TSOPII-66.	33



# **Table of Contents**

1	Overview	3
1.1	Features	3
1.2	Description	4
2	Pin Configuration	7
3	Functional Description	15
4	Electrical Characteristics	22
4.1	Operating Conditions	
4.2	AC Characteristics	25
5	Package Outlines	32
	List of Tables	34
	List of Figures	35
	Table of Contents	36



Edition 2007-11 Published by Qimonda AG Gustav-Heinemann-Ring 212 D-81739 München, Germany © Qimonda AG 2007. All Rights Reserved.

## Legal Disclaimer

The information given in this Internet Data Sheet shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Qimonda hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Qimonda Office.

### Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Qimonda Office.

Qimonda Components may only be used in life-support devices or systems with the express written approval of Qimonda, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.