7-75-57



HD-15530

CMOS Manchester Encoder-Decoder

Features

- Support of MIL-STD-1553
- 1.25 Megabit/Sec Data Rate
- . Sync Identification and Lock-in
- Clock Recovery
- Manchester II Encode, Decode
- Separate Encode and Decode
- Low Operating Power......50mW @ 5 Volts
- Full -55°C to +125°C Temperature Range Operation

Description


The Harris HD-15530 is a high performance CMOS device intended to service the requirements of MIL-STD-1553 and similar Manchester II encoded, time division multiplexed serial data protocols. This LSI chip is divided into two sections, an Encoder and a Decoder. These sections operate completely independent of each other, except for the Master Reset functions.

This circuit meets many of the requirements of MIL-STD-1553. The Encoder produces the sync pulse and the parity bit as well as the encoding of the data bits.


The Decoder recognizes the sync pulse and identifies it as well as decoding the data bits and checking parity.

This integrated circuit is fully guaranteed to support the 1MHz data rate of MIL-STD-1553 over both temperature and voltage. It interfaces with CMOS, TTL or N channel support circuitry, and uses a standard 5 volt supply.

The HD-15530 can also be used in many party line digital data communications applications, such as an environmental control system driven from a single twisted pair cable of fiber optic cable throughout the building.



Block Diagrams



Caution: These devices are sensitive to electronic discharge. Proger I.C. handling procedures should be followed:

Specifications HD-15530

T-75-57

Absolute Maximum Ratings	
Supply Voltage	\$\textit{\textit{g}}_{\textit{a}}\$
CAUTION: Stresses above those listed in the "Absolute Maximum Ratings" may cause p these or any other conditions above those indicated in the operation sections of this sp	ermanent damage to the device. This is a stress only reling and operation of the device at secification is not implied.

Operating Conditions

Operating Voltage Range	+4.5V to +5.5V
Operating Temperature Range	4,07 to 0.07
HD-15530-9	
HD-15530-2/-8	-40-C to +85°C

Electrical Specifications T_A = -40°C to +85°C (HD-15530-9), T_A = 55°C to +125°C (HD-15530-2/-8)

		1 40 0 10 103 0 (11			100 0 (110 11	1	
	SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
D.C.	VIH VIL VIHC VILC II VOH VOL ICCSB ICCOP		70% V _{CC} V _{CC} -0.5 -1.0 2.4	0.5 8.0 00% tested	20% V _{CC} GND +0.5 +1.0 0.4 2.0	V V V V PA V MA	V _{IN} = V _{CC} or GND, DIP Pins 5-8, 11, 13, 16, 18, 19, 20, 22, 23 I _{OH} = -3mA I _{OL} = 1.8mA V _{IN} = V _{CC} = 5.5V Oulputs Open V _{CC} = 5.5V 1 = 15MHz
	ENCODER TI	MING V _{CC} = 5.0V ± 10%					
	(1) FEC (2) FESC (3) TECR (4) TECR (4) TECF (5) FED (6) TMR (7) TE1 (8) TE2 (9) TE3 (10) TE4 (13) TE5 (12) TE6 (13) TE7 (14) TE8 (15) TE9 (15) TE9 (15) TE9 (15) TE9 (15) TE9 (16) TE10 (17) TE11	Encoder Clock Frequency Send Clock Frequency Encoder Clock Rise Time Encoder Clock Fall Time Data Rate Master Reset Pulse Width Shift Clock Delay Serial Data Setup Serial Data Hold Enable Setup Enable Pulse Width Sync Setup Sync Pulse Width Send Data Delay Bipolar Ouput Delay Enable Hold Sync Hold	0 0 150 75 75 90 100 55 150 0		15 2.5 8 8 1.25 125	MHz MHz ns ns ns MHz ns ns ns ns ns ns ns	C _L = 50pF
A.C.	DECODER TII (18) FDC (19) TDCR (20) TDCF (21) FDD (23) TDRS (23) TDRS (23) TDRS (24) TDRH (25) TMR (26) TD1 (27) TD2 (28) TD3 (29) TD4 (30) TD5 (31) TD6 (31) TD6 (32) TD7 (33) TD8 (34) TD9 (34) TD9 (36) TD10 (36) TD11	Decoder Clock Frequency Decoder Clock Fise Time Decoder Clock Rise Time Decoder Clock Rise Time Decoder Reset Pulse Width Decoder Reset Pulse Width Decoder Reset Setup Time Decoder Reset Hold Time Master Reset Pulse Bipolar Data Pulse Width Sync Transition Span One Zero Overlap Short Data Transition Span Long Data Transition Span Sync Delay (ON) Take Data Delay (ON) Serial Data Out Delay Sync Delay (OFF) Take Data Delay (OFF) Valid Word Delay	0 150 75 10 150 TDC *10	18TDC 6TDC 12TDC	15 8 8 1.25 TDC -10	MHz ns ns MHz ns	(Note 1) (Note 1) (Note 1) (Note 1) (Note 1) (Note 1)

(These parameters are guaranteed but not 100% tested)

Capacitance T_A = 25°C; Frequency = 1MHz

PARAMETER	TYPICAL	UNITS	CONDITIONS
Input Capacitance	5.0	pF	Al measurements are
Output Capacitance	8.0	ρF	referenced to device GND
	Input Capacitance	Input Capacitance 5.0	Input Capacitance 5.0 pF

CMOS DATA COMMUNICATIONS

HD-15530

T.75.57

Pin Description

PIN NUMBER	TYPE	NAME	SECTION	DESCRIPTION
1	0	VALID WORD	Decoder	Output high indicates receipt of a valid word, (valid parity and no Manchester errors)
2	0	ENCODER SHIFT CLOCK	Encoder	Output for shifting data into the Encoder. The Encoder samples SDI on the low-to-high transition of Encoder Shift Clock.
3	0	TAKE DATA	Decoder	Output is high during receipt of data after identification of a sync pulse and two valid Manchester data bits.
4	0	SERIAL DATA OUT	Decoder	Delivers received data in correct NRZ format.
5	ı	DECODER CLOCK	Decoder	Input drives the transition finder, and the synchronizer which in turn supplies the clock to the balance of the decoder, input a frequency equal to 12X the data rate.
6	ı	BIPOLAR ZERO IN	Decoder	A high input should be applied when the bus is in its negative state. This pin must be held high when the Unipolar input is used.
7	I	BIPOLAR ONE IN	Decoder	A high input should be applied when the bus is in its positive state. This pin must be held low when the Unipolar input is used.
8	ı	UNIPOLAR DATA IN	Decoder	With pin 6 high and pin 7 low, this pin enters unipolar data into the transition finder circuit. I not used this input must be held low.
9	0	DECODER SHIFT CLOCK	Decoder	Output which delivers a frequency (DECODER CLOCK \div 12), synchronized by the recovered serial data stream.
10	0	COMMAND SYNC	Decoder	Output of a high from this pin occurs during output of decoded data which was preceded be a Command (or Status) synchronizing character. A low output indicates a Dat synchronizing character.
11	ı	DECODER RESET	Decoder	A high input to this pin during a rising edge of DECODER SHIFT CLOCK resets the decode bit counting logic to a condition ready for a new word.
12		GROUND	Both	Ground Supply pin.
13	1	MASTER RESET	Both	A high on this pin clears 2:1 counters in both Encoder and Decoder, and resets the \div circuit.
14	0	÷ 6 OUT	Encoder	Output from 6:1 divider which is driven by the ENCODER CLOCK.
15	0	BIPOLAR ZERO OUT	Encoder	An active low output designed to drive the zero or negative sense of a bipolar line driver
16	Į	OUTPUT INHIBIT	Encoder	A low on this pin forces pin 15 and 17 high, the inactive states.
17	0	BIPOLAR ONE OUT	Encoder	An active low output designed to drive the one or positive sense of a bipolar line drive
18	I	SERIAL DATA IN	Encoder	Accepts a serial data stream at a data rate equal to ENCODER SHIFT CLOCK
19	ı	ENCODER ENABLE	Encoder	A high on this pin initiates the encode cycle. (Subject to the preceeding cycle bein complete.)
20	ı	SYNC SELECT	Encoder	Actuates a Command sync for an input high and Data sync for an input low.
21	0	SEND DATA	Encoder	An active high output which enables the external source of serial data.
22	ŀ	SEND CLOCK IN	Encoder	Clock input at a frequency equal to the data rate X2, usually driven by \div 6 output.
23	ı	ENCODER CLOCK	Encoder	Input to the 6:1 divider, a frequency equal to the data rate X12 is usually input here.
24		v _{cc}	Both	VCC is the +5V power supply pin. A $0.1\mu\mathrm{F}$ decoupling capacitor from V _{CC} (pin 24) t GROUND (pin 12) is recommended.

I = Input

O = Output

HD-15530

T.75.57


Encoder Timing

The Encoder requires a single clock with a frequency of twice the desired data rate applied at the SEND CLOCK input. An auxiliary divide by six counter is provided on chip which can be utilized to produce the SEND CLOCK by dividing the DECODER CLOCK.

The Encoder's cycle begins when ENCODER ENABLE is high during a falling edge of ENCODER SHIFT CLOCK ①. This cycle lasts for one word length or twenty ENCODER SHIFT CLOCK periods. At the next low-to-high transition of the ENCODER SHIFT CLOCK, a high SYNC SELECT input actuates a command sync or a low will produce a data sync for the word ②. When the Encoder is ready to accept data, the SEND DATA output will go high and remain high for sixteen ENCODER SHIFT CLOCK periods ③. During these sixteen periods the data should be clocked into the SERIAL DATA input with every high-to-low transition of the ENCODER SHIFT CLOCK

so it can be sampled on the low-to-high transition ①- ①. After the sync and Manchester II coded data are transmitted through the BIPOLAR ONE and BIPOLAR ZERO outputs, the Encoder adds on an additional bit which is the parity for that word ②. If ENCODER ENABLE is held high continuously, consecutive words will be encoded without an interframe gap. ENCODER ENABLE must go low by time ③ as shown to prevent a consecutive word from being encoded. At any time a low on OUTPUT INHIBIT input will force both bipolar outputs to a high state but will not affect the Encoder in any other way.

To abort the Encoder transmission a positive pulse must be applied at MASTER RESET. Anytime after or during this pulse, a low-to-high transition on SEND CLOCK clears the internal counters and initializes the Encoder for a new word.



Decoder Timing

The Decoder requires a single clock with a frequency of 12 times the desired data rate applied at the DECODER CLOCK input. The Manchester II coded data can be presented to the Decoder in one of two ways. The BIPOLAR ONE and BIPOLAR ZERO inputs will accept data from a comparator sensed transformer coupled bus as specified in Military Spec 1553. The UNIPOLAR DATA input can only accept non-inverted Manchester II coded data. (e.g. from BIPOLAR ONE OUT of an Encoder through an inverter to Unipolar Data Input).

The Decoder is free running and continuously monitors its data input lines for a valid sync character and two valid Manchester data bits to start an output cycle. When a valid sync is recognized ①, the type of sync is indicated on COMMAND/DATA SYNC output. If the sync character was a command sync, this output will go high ② and remain high for sixten DECODER SHIFT CLOCK periods ②, otherwise it will remain low. The TAKE DATA output will go high and remain high ② - ③ while the Decoder is transmitting the decoded data through SERIAL DATA OUT. The decoded data available at SERIAL DATA OUT.

is in NRZ format. The DECODER SHIFT CLOCK is provided so that the decoded bits can be shifted into an external register on every low-to-high transition of this clock ② - ③. Note that DECODER SHIFT CLOCK may adjust its phase up until the time that TAKE DATA goes high.


After all sixteen decoded bits have been transmitted ① the data is checked for odd parity. A high on VALID WORD output ① indicates a successful reception of a word without any Manchester or parity errors. At this time the Decoder is looking for a new sync character to start another output sequence. VALID WORD will go low approximately 20 DECODER SHIFT CLOCK periods after it goes high if not reset low sooner by a valid sync and two valid Manchester bits as shown ①.

At any time in the above sequence a high input on DECODER RESET during a low-to-high transition of DECODER SHIFT CLOCK will abort transmission and initialize the Decoder to start looking for a new sync character.

CMOS DATA COMMUNICATIONS




T-75-57






T.75.57




Applications

How to Make Our MTU Look Like a Manchester Encoded UART



Typical Timing Diagram for a Manchester Encoded UART



.5

CMOS DATA COMMUNICATIONS

HD-15530

T.75-57

MIL-STD-1553

The 1553 standard defines a time division multiplexed data bus for application within aircraft. The bus is defined to be bipolar, and encoded in a Manchester II format, so no DC component appears on the bus. This allows transformer coupling and excellent isolation among systems and their environment.

The HD-15530 supports the full bipolar configuration, assuming a bus driver configuration similar to that in Figure 1. Bipolar inputs from the bus, like Figure 2, are also accommodated.

The signaling format in MIL-STD-1553 is specified on the assumption that the network of 32 or fewer terminals are controlled by a central control unit by means of Command Words. Terminals respond with Status Words. Each word is preceded by a synchronizing pulse, and fol-

lowed by parity bit, occupying a total of 20μ sec. The word formats are shown in Figure 4. The special abbreviations are as follows:

- P Parity, which is defined to be odd, taken across all 17 bits.
- R/T Receive on logical zero, transmit on ONE.
- ME Message Error if logical 1.
- TF Terminal Flag, if set, calls for controller to request self-test data.

The paragraphs above are intended only to suggest the content of MIL-STD-1553, and do not completely describe its bus requirements, timing or protocols.




FIGURE 1. SIMPLIFIED MIL-STD-1553 DRIVER




FIGURE 2. SIMPLIFIED MIL-STD-1553 RECEIVER




FIGURE 3. MIL-STD-1553 CHARACTER FORMATS




FIGURE 4. MIL-STD-1553 WORD FORMATS