

Description

The μ PD28C256 is a 262,144-bit electrically erasable and programmable read-only memory (EEPROM) organized as 32,768 x 8 bits and fabricated with an advanced CMOS process for high performance and low power consumption.

Operating from a single +5-volt power supply, the μPD28C256 provides DATA polling and toggle bit functions to indicate the precise end of write cycles. Additional features include software data protection, software chip erase, auto erase and programming, and 64-byte page write operation using automatic write timing and internal address and data latches.

The µPD28C256 is available in standard 28-pin plastic DIP packaging.

Features


- □ Single + 5-volt power supply
- □ Fast access time of 200 ns (max)
- Software chip erase cycles
- Auto erase and programming at 10 ms (max)
- 64-byte page programming cycles
- End of write detection
 - DATA polling
 - Toggle bit
- Software data protection
- Low power dissipation
 - --- 50 mA max (active)
 - 100 μA max (standby)
- □ 10,000 erase/write cycles per byte
- Silicon signature included
- Advanced CMOS technology
- □ 28-pin plastic DIP packaging

Ordering Information

| Part Number | Access Time (max) | Package |
|----------------|-------------------|--------------------|
| μPD28C256CZ-20 | 200 ns | 28-pin plastic DIP |
| CZ-25 | 250 ns | • |

Pin Configuration

28-Pin Plastic DIP



Pin Identification

| Symbol | Function | |
|----------------------------------|-------------------------|--|
| A ₀ - A ₁₄ | Address inputs | |
| 1/00 - 1/07 | Data inputs and outputs | |
| CE | Chip enable | |
| ŌĒ | Output enable | |
| WE | Write enable | |
| GND | Ground | |
| Vcc | +5-volt power supply | |



Absolute Maximum Ratings

| Supply voltage, V _{CC} | -0.6 to +7.0 V |
|---------------------------------------|---------------------------------|
| Input voltage, V _{IN} | -0.6 to V _{CC} + 0.3 V |
| Input voltage (A ₉) | -0.6 to +13.5 V |
| Output voltage, V _{OUT} | -0.6 to +7.0 V |
| Operating temperature, TOPR | −10 to +85°C |
| Storage temperature, T _{STG} | -65 to + 125°C |

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Recommended Operating Conditions

| Parameter | Symbol | Min | Тур | Max | Unit |
|-----------------------|-----------------|-------|-----|-----------------------|------|
| Supply voltage | Vcc | 4.5 | 5.0 | 5.5 | ٧ |
| Input voltage, high | V _{IH} | 2.0 | | V _{CC} + 0.3 | ٧ |
| Input voltage, low | V _{IL} | - 0.3 | | 0.8 | v |
| Operating temperature | TA | 0 | | 70 | °C |

Capacitance

 $T_A = 25$ °C; f = 1 MHz; V_{IN} and $V_{OUT} = 0$ V

| Parameter | Symbol | Min | Тур | Max | Unit |
|--------------------|--------|-----|-----|-----|------|
| Input capacitance | CI | | | 12 | pF |
| Output capacitance | Со | | | 10 | рF |


Truth Table

| Function | CE | ŌĒ | WE | Input/Output | lcc |
|---------------------------|-----------------|-----------------|-----------------|------------------|---------|
| Read | V _{IL} | VIL | V _{IH} | D _{OUT} | Active |
| Standby and write inhibit | V _{IH} | Х | Х | High-Z | Standby |
| Write | V _{IL} | V _{IH} | VIL | DIN | Active |
| Write Inhibit | Х | V _{IL} | Х | | |
| | X | Х | VIH | • | |

Notes:

(1) X can be either V_{IL} or V_{IH} .

Block Diagram





DC Characteristics

 $T_A = 0 \text{ to } +70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$

| Parameter | Symbol | Min | Тур | Max | Unit | Test Conditions |
|-----------------------------------|------------------|-----------------------|-----|------|------|--|
| Output voltage, high | V _{OH1} | 2.4 | | | ٧ | $I_{OH} = -400 \mu\text{A}$ |
| | V _{OH2} | V _{CC} - 0.7 | | | ٧ | $I_{OH} = -100 \mu\text{A}$ |
| Output voltage, low | V _{OL} | | | 0.45 | ٧ | l _{OL} = 2.1 mA |
| Output leakage current | lo | -10 | | 10 | μΑ | $V_{OUT} = 0 \text{ V to V}_{CC};$ $\overline{CE} \text{ or } \overline{OE} = V_{IH}$ |
| input leakage current | լը | -10 | | 10 | μΑ | V _{IN} = 0 V to V _{CC} |
| V _{CC} current (active) | ICCA1 | | | 20 | mA | CE = VIL; VIN = VIH |
| | ICCA2 | | | 50 | mA | f = 5 MHz; lout = 0 mA |
| V _{CC} current (standby) | lccs1 | | | 1 | mA | CE = VIH |
| | lccs2 | | | 100 | μΑ | CE = V _{CC} ; V _{IN} = 0 V to V _{CC} |

AC Characteristics

 $T_A = 0 \text{ to } +70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%$

| | | μPD28(| C256-20 | μPD280 | C256-25 | | |
|---|------------------|--------|---------|--------|---------------------------------------|------|--|
| Parameter | Symbol | Min | Max | Min | Max | Unit | Test Conditions |
| Read Operation | | | | - | | | |
| Address to output delay | t _{ACC} | | 200 | | 250 | ns | CE = OE = VIL |
| CE to output delay | t _{CE} | | 200 | | 250 | ns | OE = V _{IL} |
| OE to output delay | t _{OE} | 10 | 75 | 10 | 100 | ns | CE = V _{IL} |
| OE or CE high to output float | t _{DF} | 0 | 60 | 0 | 80 | ns | CE = V _{IL} or OE = V _{IL} |
| Output hold from address, OE or CE, whichever transition occurs first | tон | 0 | | 0 | | ns | CE = OE = V _{IL} |
| Write Operation | | | | | | | ···· |
| Write cycle time | twc | 10 | | 10 | | ms | |
| Address setup time | tas | 10 | | 10 | | ns | |
| Address hold time | t _{AH} | 200 | | 200 | | ns | |
| Write setup time | tcs | 0 | | 0 | | ns | · |
| Write hold time | t _{CH} | 0 | | 0 | | ns | |
| CE pulse width | tcw | 150 | | 150 | | ns | |
| OE high setup time | toes | 10 | | 10 | | ns | |
| OE high hold time | ^t oeh | 50 | | 50 | · · · · · · · · · · · · · · · · · · · | ns | |
| WE pulse width | t _{WP} | 150 | | 150 | | ns | |
| WE high pulse width | twpH | 2 | | 2 | | με | |
| WE high hold time | ₩EH | 9.9 | | 9.9 | | ms | |
| CE high hold time | [†] CEH | 9.9 | | 9.9 | | ms | |
| Data setup time | tos | 100 | | 100 | | ns | |
| Data hold time | ^t DH | 50 | | 50 | | ns | |
| Byte load cycle time | t _{BLC} | 3 | 100 | 3 | 100 | μв | |




AC Characteristics (cont)

| | | μPD280 | C256-20 | μPD280 | C256-25 | | |
|---------------------|------------------|--------|---------|--------|--------------|------|-----------------|
| Parameter | Symbol | Min | Max | Min | Max | Unit | Test Conditions |
| Software Chip Erase | Operation | | · | | | | |
| CE setup time | t _{ECS} | 500 | • • | 500 | | ns | |
| WE pulse width | tEWP | 10 | | 10 | | ms | |
| CE hold time | †ECH | 20 | | 20 | | μs | |

Notes:

 See figure 1 for the output load. Input rise and fall times ≤ 20 ns; input pulse levels = 0.45 and 2.4 V; timing measurement reference levels = 0.8 and 2.0 V for both inputs and outputs.

Figure 1. Output Load





Read Cycles

Both CE and OE must be at VIL to enable stored data to be read. While the device is executing read cycles, bringing either of these inputs to VIH will place the outputs in high impedance. This two-line output control allows bus contention to be eliminated in the system application.

Byte Write Cycles

Low levels on CE and WE and a high level on OE place the µPD28C256 in write operation. Write address inputs are latched by the falling edge of either CE or WE. whichever occurs later. Data inputs are latched by the rising edge of either CE or WE, whichever occurs earlier. Once byte write operation has begun, the internal circuits assume all timing control and the byte being addressed is automatically erased and then programmed within the write cycle time (twc) of 10 ms.

Page Write Cycles

This option allows the μ PD28C256 to be completely programmed in a much shorter time than is required by byte write cycles. Page write cycles can program up to 64 bytes simultaneously, enabling the µPD28C256 to be completely written within a maximum of 5.2 seconds. The page address is specified by the inputs As through A14; once set, this address cannot be changed. Within the page, address inputs Ao through A5 can be used sequentially or in random order to specify individual

The beginning of a page write cycle is the same as a WE-controlled byte write cycle. If the next falling edge of WE occurs within a byte load cycle time of 100 µs, the internal byte register will be loaded with another byte of input data. This cycle can be repeated to load a maximum of 64 bytes of data. At any point in the sequence, if WE does not have a new falling edge within the cycle time of 100 µs, byte loading will terminate and automatic erasing and programming operations will begin.

DATA Polling Feature

This feature supports system software by indicating the precise end of byte write and page write cycles. DATA poiling can be used to reduce total programming time of the μ PD28C256 to a minimum value, which varies with the system environment.

While internal automatic write operation is in progress, any attempt to read data at the last externally supplied address location will result in inverted data on pin I/O7 (for example, if write data = 1xxx xxxx, then read data 0xxx xxxx). Once the write cycle is complete, a read cycle will result in true data being output on I/O₇.

Toggle Bit Feature

The feature provides another method for indicating the end of write cycles. During the internal automatic write operation, I/O6 will toggle from 0 to 1 and back on successive attempts to read data. When the write cycle 27d is complete, the toggling stops; a read cycle results in true data being output on I/O₆ (figure 2).


Hardware Data Protection

The μ PD28C256 provides three features to prevent invalid write cycles:

- Noise immunity, where write operation is inhibited when the WE pulse width is 20 ns or less.
- · Supply voltage level detection, where write operation is inhibited when V_{CC} is 2.5 V or less.
- · Write protection logic, where write operation is inhibited if OE is held low or CE or WE is held high during power on or off of the V_{CC} supply voltage.



Figure 2. Data Polling and Toggle Bit Operation





Software Data Protection


Additional protection of data is available using software control. Standard, unprotected write cycles are illustrated in the timing waveforms. Additional software-controlled protection is enabled or reset with two special sequences of write cycles. To enable software data protection, or to execute additional write cycles after the µPD28C256 is in a protected state, use the address and data sequence shown in table 1. All three byte write cycles must be issued in sequence and must meet the timing illustrated in figure 3.

Table 1. Sequence to Enable Software Data Protection

| Address input (Hex) | Write Data (Hex) |
|---------------------|------------------|
| 5 5 5 5 H | AAH |
| 2 A A A H | 55H |
| 5 5 5 5 H | A0H |

Under software protection, no write cycles will be executed unless preceded by the above sequence. The protection circuit is nonvolatile and continues to protect the data during power-down and power-up.

Figure 3. Sequence to Initiate or Continue Software Data Protection






To disable software protection for ease in testing or reprogramming of the μ PD28C256, the byte reset sequence shown in table 2 must be issued. The timing is illustrated in figure 4.

Table 2. Sequence to Disable Software Data Protection

| Address input (Hex) | Write Data (Hex) |
|---------------------|------------------|
| 5 5 5 5 H | AAH |
| 2 A A A H | 55H |
| 5 5 5 5 H | 80H |
| 5 5 5 5 H | AAH |
| 2 A A A H | 55H |
| 5 5 5 5 H | 20H |

At the end of this sequence, and after a minimum delay of t_{WC} to reset the nonvolatile protection circuit, the $\mu PD28C256$ is in an unprotected state. Any standard write cycle can be executed as desired. In this state, the hardware features provide all data protection.

Figure 4. Reset Sequence for Software Data Protection








Software Chip Erase Feature

All bytes of the $\mu PD28C256$ can be erased simultaneously by making \overline{CE} and then \overline{WE} fall to V_{IL} using the address and data sequence shown in table 3. The required timing is illustrated in figure 5.

Table 3. Sequence to Set Up Software Chip Erase

| Address Input (Hex) | Write Data (Hex) |
|---------------------|------------------|
| 5 5 5 5 H | AAH |
| 2 A A A H | 55H |
| 5 5 5 5 H | 80H |
| 5 5 5 5 H | AAH |
| 2 A A A H | 55H |
| 5 5 5 5 H | 10H |


Figure 5. Sequence for Software Chip Erase





Timing Waveforms


Read Cycle





Timing Waveforms (cont)


WE-Controlled Write Cycle





Timing Waveforms (cont)

CE-Controlled Write Cycle





Timing Waveforms (cont)

Page Write Cycle

