

# PRELIMINAR'

T-46-13-25

# NMC27C512AN 524,288-Bit (64k x 8) One Time Programmable CMOS PROM

# **General Description**

The NMC27C512AN is a high-speed 512k UV one time programmable CMOS EPROM, Ideally suited for applications where fast turnaround and low power consumption are important requirements.

The NMC27C512AN is designed to operate with a single  $\pm 6V$  power supply with  $\pm 5\%$  or  $\pm 10\%$  tolerance. The CMOS design allows the part to operate over extended and military temperature ranges.

The NMC27C512AN is packaged in a 28-pin dual-in-line plastic molded package without a transparent lid. This part is ideally suited for high volume production applications where cost is an important factor and programming only needs to be done once. Also the plastic molded package works well in auto insertion equipment used in automated assembly lines.


This EPROM is fabricated with National's proprietary, time proven CMOS double-poly silicon gate technology which combines high performance and high density with low power consumption and excellent reliability.

#### **Features**

31E D

- Clocked sense amps for fast access time down to 150 ns
- Low CMOS power consumption
- Active Power: 110 mW max
- Standby Power: 0.55 mW max
- Optimum EPROM for total CMOS systems
- Pin compatible with NMOS 512k EPROMs
- Fast and reliable programming —100 μs typical/byte
- Static operation—no clocks required
- **TTL, CMOS compatible Inputs/outputs**
- TRI-STATE® output
- Manufacturer's identification code for automatic programming control
- High current CMOS level output drivers

# **Block Diagram**



P	'n	Na	m	29
FI	ш	140		63

A0-A15	Addresses
CE	Chip Enable
ŌĒ/V <sub>PP</sub>	Output Enable/Pro- gramming Voltage
00-07	Outputs
PGM	Program
NC	No Connect

TL/D/8754-1



T-4	6-	13	-2	Ę
-----	----	----	----	---

<b>Connection Diagram</b>	Con	nection	Diagram
---------------------------	-----	---------	---------

	27C128			27C16
27256	27128	2764	2732	2716
Vpp	Vpp	Vpp		
A12	A12	A12		
A7	· A7	A7	A7	A7
A6	A6	A6	A6	A6
A5.	A5	A5	A5	A5
A4	A4	Á4	A4	Á4
A3	A3 -	A3	A3	АЗ
A2	A2	A2	A2	A2
A1 .	. A1	A1	A1	A1
Α0	A0	A0	A0	AO
00	O <sub>0</sub>	00	00	00
Ot	01	01	01	01
O <sub>2</sub>	O2	O2	O <sub>2</sub>	O <sub>2</sub>
GND	GND	GND	GND	GND

			+ 1.		
	NMC al-in-				ge
A16 -	1			Żŧ	— V <sub>Ç</sub>
A12	2		2.	27	— A14
A7	\$			26	— A13
4	4			25	AI
M -	5			- 24	<b>— M</b> .
м-				23	— AH
A3	7			22	— Œ/V <sub>FF</sub>
A2 —				žī	A16
A1	1			25	— व
A4 in	16			19	O <sub>7</sub>
Ci	11:			18	0 <sub>0</sub>
C1 -	12			- 17	— 0 <sub>6</sub>
Oz —	13			Ħ	-04
aun_	ս	-		٠.,	6

27C16 2716	27C32 2732	27C64 2764	27C128 27128	27C256 27256
		Vcc	.Vcc	Vcc
1		PGM	PGM	A14
Vcc	Vcc	NC	A13	A13
A8	A8	A8	A8	A8
À9	A9	A9	A9	A9
VPP	A11	A11	A11	A11
ŌĒ	OE/V <sub>PP</sub>	ŌĒ	Œ	ŌĒ
A10	A10	A10	A10	A10
CE/V <sub>PP</sub>	CE	CE	ĈE	CE
07	07	07	07	07
08	06	Oe	06	Oe
05	05	05	05	05
04	04	04	04	04
O <sub>3</sub>	О3	03	О3	O <sub>3</sub>

Order Number NMC27C512AN See NS Package Number N28B

Note: Socket compatible EPROM pln configurations are shown in the blocks adjacent to the NMC27C512AN pins.

#### Commercial Temp Range (0°C to +70°C)

 $V_{CC} = 5V \pm 5\%$ 

Parameter/Order Number	Access Time (ns)
NMC27C512AN15	150
NMC27C512AN17	170
NMC27C512AN20	200
NMC27C512AN25	250

# V<sub>CC</sub> = 5V ± 10%

Parameter/Order Number	Access Time (ns)
NMC27C512AN150	150
NMC27C512AN170	170
NMC27C512AN200	200
NMC27C512AN250	250

#### Extended Temp Range ( $-40^{\circ}$ C to $+85^{\circ}$ C)

V<sub>CC</sub> = 5V ±5%

Parameter/Order Number	Access Time (ns)
NMC27C512ANE15	150
NMC27C512ANE17	170
NMC27C512ANE20	200
NMC27C512ANE25	250

## $V_{CC} = 5V \pm 10\%$

Parameter/Order Number	Access Time (ns)
NMC27C512ANE150	150
NMC27C512ANE170	170
NMC27C512ANE200	200
NMC27C512ANE250	250

# Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Temperature Under Blas Storage Temperature

-10°C to +80°C -65°C to +150°C

+7.0V to -0.6V

All input Voltages except A9 and

OE/Vpp with Respect

+6.5V to -0.6V to Ground (Note 9)

V<sub>CC</sub> Supply Voltage with with Respect to Ground All Output Voltages with Respect to Ground (Note 9)

V<sub>CC</sub> +1 to GND -0.6V

OE/Vpp Supply Voltage and A9 with Respect to Ground

+14,0V to -0,6V

# T-46-13-25

**Power Dissipation** Lead Temperature (Soldering, 10 sec.)

**ESD** Rating (Mil Std. 883C, Method 3015.2)

300°C 2000V

1.0W

Operating Conditions (Note 6)

Temperature Range

31E D

0°C to +70°C V<sub>CC</sub> Power Supply +5V ±5%

NMC27C512AN15, 17, 20, 25 NMC27C512AN150, 170, 200, 250

Temperature Range

+5V ±10% -40°C to +85°C

V<sub>CC</sub> Power Supply

NMC27C512ANE15, 17, 20, 25 NMC27C512ANE150, 170, 200, 250

+5V ±5% +5V ±10%

#### **READ OPERATION**

#### **DC Electrical Characteristics**

Symbol	Parameter	Conditions	Min	Тур	Max	Units
lu	Input Load Current	V <sub>IN</sub> = V <sub>CO</sub> or GND		0,01	1	μΑ
lo	Output Leakage Current	Vout = Vcc or GND CE = VIH		0.01	1	μΑ
lcc1	V <sub>CO</sub> Current (Active) TTL Inputs	CE = V <sub>IL</sub> , f = 5 MHz Inputs = V <sub>IH</sub> or V <sub>IL</sub> , I/O = 0 mA		10	30	mA
lcc2	V <sub>CC</sub> Current (Active) CMOS Inputs	CE = GND, f = 5 MHz Inputs = V <sub>CC</sub> or GND, I/O = 0 mA		8	20	mA
ICCSB1	V <sub>CC</sub> Current (Standby) TTL Inputs	<del>CE</del> = V <sub>IH</sub>		0.1	1	mA
ICCSB2	V <sub>CC</sub> Current (Standby) CMOS inputs	CE = Vcc		0.5	100	μΑ
Ірр	Vpp Load Current	$V_{PP} = V_{CC}$			10	μΑ
VIL	Input Low Voltage		-0.2		0.8	V
VIH	Input High Voltage		2.0		V <sub>CC</sub> +1	V
V <sub>OL1</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		1.0	0.4	V
V <sub>OH1</sub>	Output High Voltage	I <sub>OH</sub> = −2.5 mA	3.5			V
V <sub>OL2</sub>	Output Low Voltage	l <sub>OL</sub> = 10 μA			0,1	V
V <sub>OH2</sub>	Output High Voltage	I <sub>OH</sub> = -10 μA	V <sub>CC</sub> 0.1			V

# **AC Electrical Characteristics**

Symbol	Parameter	Conditions	NMC27C512AN/ANE								
			15, 150		17, 170		20, 200		25, 250		Units
			Min	Max	Min	Max	Min	Max	Min	Max	
tacc	Address to Output Delay	CE = OE = VIL		150		170		200		250	ns
tce	CE to Output Delay	OE = VIL		150		170		200		250	ns
toe	OE to Output Delay	CE = VIL		60		75		75		100	ns
tor	OE High to Output Float	CE = VIL	0	50	0	55	0	55	0	60	ns
_t <sub>CF</sub>	CE High to Output Float	OE = VIL	0	50	0	55	0	55	0	60	ns
t <sub>OH</sub>	Output Hold from Addresses, CE or OE, Whichever Occurred First	CE = OE = V <sub>IL</sub>	0		0		0		0		ns



Capacitance  $T_A = +25^{\circ}C$ , f = 1 MHz (Note 2)

•	T -	46	-1	3-	2	ļ
---	-----	----	----	----	---	---

Symbol	Parameter	Conditions	Тур	Max	Units
C <sub>IN</sub>	Input Capacitance Except OE/Vpp	V <sub>IN</sub> = 0V	5	10	pF
COUT	Output Capacitance	V <sub>OUT</sub> = 0V	8	10	pF
C <sub>IN2</sub>	OE/V <sub>PP</sub> Input Capacitance	V <sub>IN</sub> = 0V	16	20	ρF

#### **AC Test Conditions**

**Output Load** 

1 TTL Gate and

Timing Measurement Reference Level


C<sub>L</sub> = 100 pF (Note 8)

Inputs Outputs 0.8V and 2V 0.8V and 2V

Input Rise and Fall Times Input Pulse Levels ≤5 ns 0.45V to 2.4V

.

AC Waveforms (Notes 6, 7)



TL/D/8754-3

Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: This parameter is only sampled and is not 100% tested.

Note 3: OE may be delayed up to tACC-TOE after the falling edge of CE without impacting tACC-

Note 4: The top and top compare level is determined as follows:

High to TRI-STATE, the measured VOH1 (DC) -0.10V.

Low to TRI-STATE, the measured  $V_{OL1}$  (DC)  $\pm 0.10V$ .

Note 5: TRI-STATE may be attained using  $\overline{\text{OE}}$  or  $\overline{\text{CE}}$ .

Note 6: The power switching characteristics of EPROMs require careful device decoupling. It is recommended that at least a 0.1 µF ceramic capacitor be used on every device between V<sub>CO</sub> and GND.

Note 7: The outputs must be restricted to V<sub>CC</sub> + 1.0V to avoid latch-up and device damage.


Note 8: 1 TTL Gate: IOL = 1.6 mA, IOH = -400 μA.

CL: 100 pF includes fixture capacitance,

Note 9: Inputs and outputs can undershoot to -2.0V for 20 ns Max.

Progran	nming Characteristics (Note	os 1, 2, 3 and 4)		1-4	6-13-25	
Symbol	Parameter	Conditions	Min	Тур	Max	Units
tas	Address Setup Time		1			μs
OES	OE Setup Time		1			μs
tos	Data Setup Time		1			μs
t <sub>AH</sub>	Address Hold Time		0			μs
t <sub>DH</sub>	Data Hold Time		1			μs
tof	Chip Enable to Output Float Delay	OE = V <sub>IL</sub>	0		60	ns
tpw	Program Pulse Width		95	100	105	μs
t <sub>OEH</sub>	OE Hold Time		1			μs
tov	Data Valid from CE	$\overline{OE} = V_{IL}$			250	ns
t <sub>PRT</sub>	OE Pulse Rise Time During Programming		50			ns
tva	V <sub>PP</sub> Recovery Time		1			μs
Ірр	V <sub>PP</sub> Supply Current During Programming Pulse	CE = V <sub>IL</sub> OE = V <sub>PP</sub>			30	mA
lcc	V <sub>CC</sub> Supply Current				10	mA
TA	Temperature Ambient	1. 1.	20	25	30	ů
Vcc	Power Supply Voltage		6.0	6.25	6.5	V
Vpp	Programming Supply Voltage		12.5	12.75	13.0	V
tFR	Input Rise, Fall Time		5			ns
ViL	Input Low Voltage			0.0	0,45	٧
V <sub>IH</sub>	Input High Voltage		2.4	4.0		٧
tiN	Input Timing Reference Voltage		0.8	1.5	2.0	٧ -
tоит	Output Timing Reference Voltage		0,8	1.5	2.0	٧
tvcs	V <sub>CC</sub> Setup Time		1			μs

# **Programming Waveforms**




TL/D/8754-4


Note 1: National's standard product warranty applies only to devices programmed to specifications described herein.

Note 2: Voc must be applied simultaneously or before Vpp and removed simultaneously or after Vpp. The EPROM must not be inserted into or removed from a board with voltage applied to Vpp or Vcc.

Note 3: The maximum absolute allowable voltage which may be applied to the V<sub>PP</sub> pin during programming is 14V. Care must be taken when switching the V<sub>PP</sub> supply to prevent any overshoot from exceeding this 14V maximum specification. At least a 0.1 µF capacitor is required across V<sub>CC</sub> to GND to suppress spurious voltage transferts which may damage the device.

Note 4: Programming and program verify are tested with the fast Program Algorithm at typical power supply voltages and timings:





#### **Functional Description**

#### **DEVICE OPERATION**

The six modes of operation of the NMC27C512AN are listed in Table I. A single 5V power supply is required in the read mode. All inputs are TTL levels except for OE/Vpp during programming. In the program mode the OE/Vpp input is pulsed from a TTL low level to 12.75V.

#### Read Mode

The NMC27C512AN has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ( $\overline{\text{CE}}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{\text{OE}}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( $t_{ACC}$ ) is equal to the delay from  $\overline{\text{CE}}$  to output ( $t_{CE}$ ). Data is available at the outputs after the falling edge of  $\overline{\text{OE}}$ , assuming that  $\overline{\text{CE}}$  has been low and addresses have been stable for at least  $t_{ACC-t_{CE}}$ .

The sense amps are clocked for fast access time.  $V_{CC}$  should therefore be maintained at operating voltage during read and verify. If  $V_{CC}$  temporarily drops below the spec, voltage (but not to ground) an address transition must be performed after the drop to ensure proper output data.

#### Standby Mode

The NMC27C512AN has a standby mode which reduces the active power dissipation by over 99%, from 110 mW to 0.55 mW. The NMC27C512AN is placed in the standby mode by applying a CMOS high signal to the CE input. When in standby mode, the outputs are in a high impedance state, independent of the OE input.

#### **Output OR-Tying**

Because EPROMs are usually used in larger memory arrays, National has provided a 2-line control function that accommodates this use of multiple memory connection. The 2-line control function allows for:

- a) the lowest possible memory power dissipation, and
- b) complete assurance that output bus contention will not occur.

To most efficiently use these two control lines, it is recommended that  $\overline{CE}$  (pin 20) be decoded and used as the primary device selecting function, while  $\overline{CE}/Vpp$  (pin 22) be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory devices.

#### T-46-13-25

#### **Programming**

CAUTION: Exceeding 14V on pin 22 (OE/Vpp) will damage the NMC27C512AN.

Initially, and after each erasure, all bits of the NMC27C512AN are in the "1" state. Data is introduced by selectively programming "0s" into the desired bit locations. Although only "0s" will be programmed, both "1s" and "0s" can be presented in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The NMC27C512AN is in the programming mode when  $\overline{\text{OE}}/\text{Vpp}$  is at 12.75V. It is required that at least a 0.1  $\mu\text{F}$  capacitor be placed across  $\text{V}_{\text{CO}}$  and ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

When the address and data are stable, an active low, TTL program pulse is applied to the  $\overline{\text{CE}}$  input. A program pulse must be applied at each address location to be programmed. The NMC is programmed with the Fast Programming Algorithm shown in *Figure 1*. Each Address is programmed with a series of 100  $\mu \text{s}$  pulses until it verifies good, up to a maximum of 25 pulses. Most memory cells will program with a single 100  $\mu$  pulse.

Note: Some programmer manufacturers due to equipment limitation may offer interactive program Algorithm (shown in Figure 2).

The NMC27C512AN must not be programmed with a DC signal applied to the CE input.

Programming multiple NMC27C512As in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled NMC27C512AN may be connected together when they are programmed with the same data. A low level TTL pulse applied to the CE input programs the paralleled NMC27C512AN.

The NMC27C512AN is packaged in a plastic molded package which does not have a transparent lid. Therefore the memory cannot be erased. This means that after a user has programmed a memory cell to a "0" it cannot be changed back to a "1".

If an application requires erasing and reprogramming, the NMC27C512AQ UV Erasable PROM in a windowed package should be used.

#### PROGRAM INHIBIT

Programming multiple NMC27C512ANs in parallel with different data is also easily accomplished. Except for  $\overline{CE}$  all like inputs (including  $\overline{OE}$ ) of the parallel NMC27C512AN may be common. A TTL low level program pulse applied to

#### TABLE I. Mode Selection

Pins	CE	OE/V <sub>PP</sub>	V <sub>CC</sub>	Outputs
Mode	(20)	(22)	(28)	(11-13, 15-19)
Read	V <sub>IL</sub>	V <sub>IL</sub>	5.0V	D <sub>OUT</sub>
Standby	V <sub>IH</sub>	Don't Care	5.0V	HI-Z
Output Disable	Don't Care	VIH	5.0V	Hi-Z
Program	V <sub>IL</sub>	12.75V	6.25V	D <sub>IN</sub>
Program Verify	V <sub>IL</sub>	V <sub>IL</sub>	6.25V	D <sub>OUT</sub>
Program Inhibit	V <sub>IH</sub>	12.75V	6.25V	Hi-Z

#### Functional Description (Continued)

an NMC27C512A's  $\overline{\text{CE}}$  input with  $\overline{\text{OE}}/\text{Vpp}$  at 12.75V will program that NMC27C512AN, A TTL high level  $\overline{\text{CE}}$  input inhibits the other NMC27C512A from being programmed.

#### PROGRAM VERIFY

A verify should be performed on the programmed bits to determine whether they were correctly programmed. The verify is accomplished with  $\overline{\text{OE}}/\text{Vpp}$  and  $\overline{\text{CE}}$  at  $\text{V}_{\text{IL}}$ . Data should be verified toy after the falling edge of  $\overline{\text{CE}}$ .

#### MANUFACTURER'S IDENTIFICATION CODE

The NMC27C512AN has a manufacturer's identification code to aid in programming. The code, shown in Table II, is two bytes wide and is stored in a ROM configuration on the chip. It identifies the manufacturer and the device type. The code for NMC27C512AN is "8F 85", where "8F" designates that it is made by National Semiconductor, and "85" designates a 512k part.

The code is accessed by applying 12V  $\pm 0.5$ V to address pin A9. Addresses A1–A8, A10–A15,  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  are held at V<sub>IL</sub>. Address A0 is held at V<sub>IL</sub> for the manufacturer's code, and at V<sub>IH</sub> for the device code. The code is read out on the eight data pins. Proper code access is only guaranteed at 25°C  $\pm 5$ °C.

The primary purpose of the manufacturer's identification code is automatic programming control. When the device is

## T-46-13-25

inserted in an EPROM programmer socket, the programmer reads the code and then automatically calls up the specific programming algorithm for the part. This automatic programming control is only possible with programmers which have the capability of reading the code.


#### SYSTEM CONSIDERATION

The power switching characteristics of EPROMs require careful decoupling of the devices. The supply current, Icc. has three segments that are of Interest to the system designer—the standby current level, the active current level, and the transient current peaks that are produced by voltage transitions on input pins. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. The associated VCC transient voltage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that at least a 0.1 µF ceramic capacitor be used on every device between V<sub>CC</sub> and GND. This should be a high frequency capacitor of low inherent inductance. In addition, at least a 4.7 µF bulk electrolytic capacitor should be used between  $V_{\mbox{\footnotesize CC}}$  and GND for each eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.

TABLE II. Manufacturer's Identification Code

Pins	A <sub>0</sub> (10)	0 <sub>7</sub> (19)	0 <sub>6</sub> (18)	0 <sub>5</sub> (17)	0 <sub>4</sub> (16)	0 <sub>3</sub> (15)	0 <sub>2</sub> (13)	0 <sub>1</sub> (12)	0 <sub>0</sub> (11)	Hex Data
Manufacturer Code	VIL	1	. 0	0	0	1	1	1	1	8F
Device Code	VIH	1	0	0	0	0	1	0	1	85

#### **Package Information**



1