



#### **Compact Disc Player MP3 Decoder**

#### Overview

The LC78684NE integrates CD-ROM signal-processing functions, MP3 signal-processing functions, and CD-DA anti-shock signal-processing functions on a single chip.

The LC78684NE achieves lower power consumption than other approaches by implementing these signal-processing functions with hardwired structures.

A CD player that supports MPEG audio (MP3) playback from CD media as well as CD-DA anti-shock (prevents audio skipping due to mechanical shock) playback can be implemented by combining this IC with CD DSP, DRAM, audio D/A converter, and other components.

#### **Features**

- MP3 (MPEG audio standard (ISO/IEC 11172-3) layer
   decoding function
  - Decodes MP3 data decoded from the CD-ROM decoder to the original (digital) audio signal and outputs that signal.
  - · Supports all bit rates including variable bit rate
  - Supports the following sampling rates MPEG1 (Fs = 32K, 44.1K, 48K)
     MPEG2 (Fs = 16K, 22.05K, 24K)
     MPEG2.5 (Fs = 8K, 11.025K, 12K)
  - Can read out the MPEG header information and the ancillary information
  - Supports automatic muting when CRC errors occur using an MP3 CRC check function
  - MPEG data external serial input function supports playback from memory cards
- 2. CD-ROM decoding function
  - Supports CD-ROM mode 1 and mode 2 (forms 1 and 2)
  - CD-ROM error correction function provides faithful and accurate decoding of data written to the CD-ROM disc.

- Header and sector management
- Supports up to 4x-speed playback
- In addition to data buffering, also supports C2 error flag buffering
- External serial output of CD-ROM decoded data
- 3. CD-DA playback function (with anti-shock support)
  - Provides about 180 seconds of anti-shock play when a 64M DRAM is used (when data compression is used).
  - Supports both compressed and uncompressed, and also provides a data through output
  - Supports VCEC (variable speed) playback up to 4× speed
- 4. Audio signal processing
  - Audio signal output is provided as a serial output signal from the LRCK, BCK, and DATA pins (I'S format and PCM output data have a precision of 16 or 20 bits, and 16, 24, and 32 bit output modes are supported for data slot output.)
  - Digital bass boost (4 modes), attenuator, and muting (-∞, -12 dB) functions
  - Base clock (384 fs) output pin for use with external digital filter or D/A converter circuits
- 5. DRAM interface
  - Supports EDO DRAM (1 to 64 Mb, 2 CAS, 16-bit data path) or SDRAM (16 or 64 Mb, 16-bit data path, CAS latency: 2, burst length: full) as external memory
  - Supports allocation of a DRAM user area during CD-ROM (MP3) playback
- 6. Package and supply voltage specifications
  - Package (units: mm): Sanyo QFP80 (14 × 14 mm)
  - Supply voltages:

Internal power supply: 1.8 V (typical) I/O power supply: 3.3 V (typical)


Analog system power supply: 3.3 V (typical)

- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.


### **Package Dimensions**

unit: mm


#### 3255-QFP80



#### **Block Diagram**



#### **Pin Assignment**



Top view

# Specifications Absolute Maximum Ratings at $V_{SS}=0\ V,\ AV_{SS}=0\ V$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum aunnly voltage	V <sub>DD</sub> 1 max		-0.3 to V <sub>SS</sub> + 4.0	V
Maximum supply voltage	V <sub>DD</sub> 2 max		-0.3 to V <sub>SS</sub> + 2.2	V
Input voltage	VIN		$-0.3$ to $V_{DD}1 + 0.3$	V
Output voltage	VOUT		-0.3 to V <sub>DD</sub> 1 + 0.3	V
Allowable power dissipation	Pdmax		400	mW
Operating temperature	Topr		-30 to +75	°C
Storage temperature	Tstg		-40 to +125	°C

#### Allowable Operating Ranges at $Ta=-30~to~+75^{\circ}C,~V_{SS}=0~V,~AV_{SS}=0~V$


Parameter	Symbol	Pin Name	Conditions		Ratings		Unit
Farameter	Symbol	Fin Name	Conditions	min	typ	max	Offic
Supply voltage	V <sub>DD</sub> 1	$DV_DD$ 1, $DV_DD$ 3, $DV_DD$ 4, $DV_DD$ 6, $AV_DD$		3.0	3.3	3.6	V
	V <sub>DD</sub> 2	DV <sub>DD</sub> 2, DV <sub>DD</sub> 5		1.62	1.8	1.98	V
High-level input voltage	VIH	MDATAO to 15, LRSY, DATAIN, DATACK, C2FIN, PW, SBSY, SFSY, STREQ, STCK, STDAT, WOK, CKIN, CE, CL, CMDIN, RESB		0.8V <sub>DD</sub> 1		V <sub>DD</sub> 1	V
Low-level input voltage	VIL	MDATAO to 15, LRSY, DATAIN, DATACK, C2FIN, PW, SBSY, SFSY, STREQ, STCK, STDAT, WOK, CKIN, CE, CL, CMDIN, RESB, TEST1, TEST2		0		0.2V <sub>DD</sub> 1	V
Operating frequency range	Fop	CKIN			16.9344		MHz

## **Electrical Characteristics** at Ta = -30 to +75°C, $V_{DD}1 = 3.0$ V to 3.6 V, $V_{DD}2 = 1.62$ V to 1.98 V, $V_{SS} = 0$ V, $AV_{SS} = 0$ V


Parameter	Symbol	Pin Name	Conditions		Ratings		Unit
Falametei	Symbol	Fill Name	Conditions	min	typ	max	Offic
Current drain	I <sub>DD</sub> (1)	$DV_DD$ 1, $DV_DD$ 3, $DV_DD$ 4, $DV_DD$ 6, $AV_DD$	V <sub>DD</sub> 1 = 3.0 to 3.6 V		10.0	20.0	mA
	I <sub>DD</sub> (2)	DV <sub>DD</sub> 2, DV <sub>DD</sub> 5	V <sub>DD</sub> 2 = 1.62 to 1.98 V		4.5	10.0	mA
High-level input current	IIH	MDATAO to 15, LRSY, DATAIN, DATACK, C2FIN, PW, SBSY, SFSY, STREQ, STCK, STDAT, WOK, CKIN, CE, CL, CMDIN, RESB	VIN = V <sub>DD</sub> 1			10	μА
Low-level input current	IIL	MDATAO to 15, LRSY, DATAIN, DATACK, C2FIN, PW, SBSY, SFSY, STREQ, STCK, STDAT, WOK, CKIN, CE, CL, CMDIN, RESB, TEST1, TES2	VIN = 0 V	-10			μА
High-level output voltage	VOH (1)	MDATA0 to 15, STREQ, STCK, STDAT, MADRS0 to 12, RASB, CASUB, CASLB, OEB, WEB, SBCK, ADDATA, ADLRCK, ADBCK, INTB, FSYNC, CRCF, CNTOK, OVF	IOH = -2 mA	V <sub>DD</sub> 1 – 0.6			V
	VOH (2)	СКОИТ	IOH = -4 mA	V <sub>DD</sub> 1 – 0.6			V
	VOH (3)	VPDO	IOH = -0.2 mA	V <sub>DD</sub> 1 – 0.6			V
Low-level output voltage	VOL (1)	MDATA0 to 15, STREQ, STCK, STDAT, MADRS0 to 12, RASB, CASUB, CASLB, OEB, WEB, SBCK, ADDATA, ADLRCK, ADBCK, INTB, FSYNC, CRCF, CNTOK, OVF, CMDOUT	IOL = 2 mA			0.4	V
	VOL (2)	CKOUT	IOL = 4 mA			0.4	V
	VOL (3)	VPDO	IOL = 0.2 mA			0.4	V
Output off lookage ourrest	IOFF (1)	MDATA0 to 15, STREQ, STCK, STDAT, CMDOUT	VOUT = V <sub>DD</sub> 1			10	μA
Output off leakage current	IOFF (2)	MDATA0 to 15, STREQ, STCK, STDAT, CMDOUT	VOUT = 0 V	-10			μA

#### **Microcontroller Interface**

- 1. Microcontroller Interface Timing
- Write Cycle



#### • Read Cycle



Symbol	Parameter		Ratings		- Unit
Symbol		min	typ	max	Offic
T1	CE/CL setup time	500			ns
T2	CE/CL hold time	250			ns
Т3	Command wait time	1000			ns
T4	CL high-level pulse width	250			ns
T5	CL low-level pulse width	250			ns
Т6	Data/CL setup time	150			ns
T7	Data/CL hold time	150			ns
Т8	Data-read access time *1	0		240	ns
Т9	Data-read turn-on time *1	0		150	ns
T10	Data-read turn-off time *1	0		240	ns


<sup>\*1:</sup> Pull-up register = 1 k $\Omega$ , output load = 30 pF.

#### 2. Command Input/Data Output Interface

Commands (data write operations) from the microcontroller must be transferred LSB first in the following order: first the data and then the address.

To perform a data output (data read) operation, first issue a read mode setup command and then perform the read access.


#### • Data Write



#### • Data Read

To read the data at address 61h, first write the address and set up read mode by setting CE low temporarily. When CE is set high again and then a CL is issued, the contents of the set register address will be output serially (LSB first) from CMDOUT.


If read mode is set up, a read access must be performed.



#### **Memory Interface**


#### **EDO DRAM Interface Timing**

#### • Read Cycle



#### • Write Cycle T1 RASB T2 T3 CASUB/LB T9 MADRS [12:0] Row Column Column Column **T15** T14 WEB OEB T16 **←→** MDATA [15:0] Write Data Write Data Write Data

#### • Refresh Cycle (CAS before RAS)




Cumbal	Doromator		Ratings		Unit
Symbol	Parameter	min	typ	max	Unit
T1	RASB width high	100			ns
T2	RASB CASB delay	80			ns
Т3	CASB RASB delay	40			ns
T4	CASB width low	40			ns
T5	CASB width high	40			ns
T6	Row address setup time	15			ns
T7	Row address hold time	40			ns
T8	Column address setup time	15			ns
Т9	Column address hold time	40			ns
T10	OEB ready time	30			ns
T11	OEB hold time	10			ns
T12	Read data setup time	30			ns
T13	Read data hold time	0			ns
T14	WEB ready time	30			ns
T15	WEB hold time	40			ns
T16	Write data turn on time			60	ns
T17	Write data turn off time			80	ns
T18	Write data setup time	15			ns
T19	Write data hold time	40			ns
T20	Refresh cycle	300			ns
T21	RASB low width (Refresh)	200			ns
T22	RASB CASB delay (Refresh)	50			ns
T23	CASB setup time (Refresh)	40			ns
T24	CASB hold time (Refresh)	100			ns


 $<sup>\</sup>ast$  : These values apply when the frequency of the clock input to the CKIN pin is 16.9344 MHz.

#### SDRAM Interface Timing


#### • Read Cycle



#### • Write Cycle



#### • Refresh Cycle (Auto Refresh)



\*: The correspondence between the signal names used in the above diagrams (Read Cycle, Write Cycle, and Refresh Cycle) and the actual LC78684NE pin names is shown in the table below.

Signal name in figure	LC78684NE pin	Signal name in figure	LC78684NE pin
CS	OEB	MA [13]	CRCF
SDCLK	CASLB	MA [12:0]	MADRS [12:0]
CKE	STREQ	MD [15:0]	MDAT [15:0]
RASB	RASB	DQMU	STDAT
CASB	CASUB	DQML	STCK
WEB	WEB		

Symbol	Parameter		Ratings		Unit
Symbol	raianietei	min	typ	max	Offic
T1	SDRAM clock frequency		59		ns
T2	Active to active command period	(T1) × 6	_	_	ns
Т3	Active to precharge command period (RAS to CAS delay)	(T1) × 4	_	_	ns
T4	Active to read or write delay	(T1) × 2	_	_	ns
T5	Command low-level width (CKE, RAS, CAS, WEB)	40	_	_	ns
T6	Command setup time (CKE, RAS, CAS, WEB, DQMU/L)	30	_	_	ns
T7	Command hold time (CKE, RAS, CAS, WEB, DQMU/L)	2.5	_	_	ns
T8	Address setup time	30	_	_	ns
Т9	Address hold time	2.5	_	_	ns
T10	READ data setup time (DRAM: read / LC78684: input)	30	_	_	ns
T11	READ data hold time (DRAM: read / LC78684: input)	0	_	_	ns
T12	DQM low-level width (Bite-access mode)	90	_	_	ns
T13	WRITE data setup time (DRAM: write / LC78684E: output)	80	_	_	ns
T14	WRITE data hold time (DRAM: write / L78684E output)	2.5	_	_	ns
T15	Precharge to refresh command period	(T1) × 2	_	_	ns
T16	Refresh to active command period	(T1) × 6		_	ns


Notes: 1. These values apply when the frequency of the clock input to the CKIN pin is 16.9344 MHz.

<sup>2.</sup> The setup time and hold time values shown above are times relative to the rise of the SDCLK signal.

<sup>3.</sup> The above times are common to all of the read, write and refresh operation modes.

#### **CD DSP Interface**


• CD DSP Interface Timing



Symbol	Parameter		Unit		
	Faianielei	min	typ	max	Offic
Fbck	DATACK frequency			14.5	MHz
T1h	DATACK high-level pulse width	30			ns
T1I	DATACK low-level pulse width	30			ns
T2	LRSY setup time	30			ns
Т3	LRSY hold time	30			ns
T4	DATAIN, C2FIN setup time	30			ns
T5	DATAIN, C2FIN hold time	25			ns

<sup>\*:</sup> The figure above shows the timings relative to the rise of the DATACK signal. When data is latched on the fall of the DATACK signal, the setup and hold times are the same as those shown in the table above.

#### • Subcode Interface Timing




Symbol	Parameter -		Unit		
Symbol		min	typ	max	Offic
Tssd	SFSY-SBCK delay time	235		7150	ns
Fsbck	SBCK frequency *		1.0584		MHz
T1h	SBCK high-level pulse width	450			ns
T1I	SBCK low-level pulse width	450			ns
T2	PW setup time	50			ns
Т3	PW hold time	0			ns

<sup>\*:</sup> These values apply when the frequency of the clock input to the CKIN pin is 16.9344 MHz.

#### **Audio Output Interface**

#### • Audio Output Interface Timing




The figure above applies when the audio data output slot is a 48-bit slot.

Symbol	Parameter		Unit		
Symbol	Falametei	min	typ	max	Offic
T1	$CKOUT \to ADLRCK$ delay time	0		35	ns
T2	$CKOUT \to ADBCK$ delay time	0		35	ns
Т3	CKOUT  o ADDATA delay time	0		35	ns
Fck	CKOUT frequency *		16.9344		MHz

<sup>\*</sup>: These values apply in MPEG1 (Fs = 44.1 kHz) playback mode when the PLL is locked normally. These values depend on the playback sampling frequency (Fs). (CKOUT frequency = Fs  $\times$  384)

#### • Supplement: Output Timing in Full Through Mode Playback




\*: Full through mode is the mode where the THROUGH bit (bit 6 in register 60h) is set to 1.

Symbol	Parameter		Ratings		Unit
	Faiametei	min	typ	max	Utill
T5	$INPUT \to OUTPUT$ delay time	0		35	ns
T6	$CKIN \to CKOUT$ delay time *	0		35	ns

<sup>\*:</sup> These values apply when the CKIN pin input is directly output from the CKOUT pin.

#### Data Serial I/O Interface

• DRAM Data Serial Output Timing



<sup>\*:</sup> When EDO DRAM is used, a transfer data command from DRAM must be issued first to output data from DRAM. (This function cannot be used with SDRAM.)

If this command has not been issued, the clock and data signals will not be output from the STCK and STDAT pins even if STREQ is set high.

Symbol	Parameter		Unit		
Syllibol		min	typ	max	Offic
Fsck	Transfer clock frequency		4.2336		MHz
T1	STDAT/STCK setup time	30			ns
T2	STDAT/STCK hold time	30			ns
T3	Data (1 byte) transfer time		1.89		μs
T4	Data transfer wait time		1.89		μs
T5	Data transfer start time	1.89		15.2	μs
T6	Data transfer stop time	0		15.2	μs
T7	Enable flag turn off time	210	236.2	270	ns


st1: The typical values apply when the frequency of the clock signal input to the CKIN pin is 16.9344 MHz.

- The Fsck clock frequency can also be set to 2.1168 MHz (typical), 1.084 MHz (typical). In these cases, the values for T3 to T7 will be 2 times or 4 times the listed values.
- The WOK, OVF, and CNTOK pins can be used in place of STREQ (input mode), STCK, and STDAT. The above timing specifications apply in this case as well.

<sup>\*2:</sup> There are cases in data transfer operations where between a minimum of 0 bytes and a maximum of 4 bytes of data are output from the STDAT pin after the STREQ pin goes low. The period T6 in the figure above stipulates this time.

<sup>\*3:</sup> The T7 stipulation in the figure above applies when one or more bytes of data are output from the STDAT pin after the STREQ pin goes low. The timing with which the CRCF pin goes low when data output from the STDAT does not occur is the same as the timing with which STREQ goes low.

#### • MP3 Data Serial Input Timing



\*: For data serial input, if EDO DRAM is used, a serial input command must have been issued. (This function cannot be used with SDRAM.)

If this command has not been issued, the MP3 decoder will not operate, even if clock and data signals are input to the STCK and STDAT pins.

Symbol	Parameter		Unit			
Symbol	raianietei	min	typ	max	Offic	
Fsck	Transfer clock frequency *			9.216	MHz	
T1h	STCK high-level pulse width	45			ns	
T1I	STCK low-level pulse width	45			ns	
T2	STDAT / STCK setup time	30			ns	
T3	STDAT / STCK hold time	30			ns	

\*: The maximum frequencies of the transfer clock signal during serial input are listed in the following table.

MODE	Fs (KHz)	Maximum serial transfer clock frequency (MHz)
	48	9.216
MPEG1	44.1	8.4672
	32	6.144
	24 (12)	4.608
MPEG2 (MPEG2.5)	22.05 (11.025)	4.2336
( 232.0)	16 (8)	3.072

Determine the frequency of the transfer clock such that the frequency is below the maximum frequency listed above and the MP3 decoding processing is performed in time.


Note that the values in the table above apply when MP3DSET (bit 0 in register 41h) is set to 1 (high-speed transfer mode).

If MP3DSET is set to 0 (low-speed transfer mode) the following timings apply.

Symbol	Parameter		Unit			
Symbol	Farameter	min	typ	max	Offic	
Fsck	Transfer clock frequency			3.072	MHz	
T1h	STCK high-level pulse width	150			ns	
T1I	STCK low-level pulse width	150			ns	
T2	STDAT / STCK setup time	125			ns	
T3	STDAT / STCK hold time	125			ns	


<sup>\*2:</sup> The LC78684NE can receive up to a maximum of 3 bytes of data even after the STREQ pin has gone low.

#### **System Clock Input**



Symbol	Parameter		Unit			
Symbol	raianietei	min	typ	max	Offic	
Fck	CKIN input frequency		16.9344	18.0	MHz	
Twh	CKIN high-level pulse width	20			ns	
Twl	CKIN low-level pulse width	20			ns	

#### **System Reset Input**



Symbol	Parameter		Unit		
	raianietei	min	typ	max	Onit
Trst	System reset pulse width	1			μs

<sup>\*:</sup> A system reset must be applied after power is first applied.

The reset line must be designed so that noise does not occur on the reset signal.

#### **Pin Functions**

Block	No.	Pin	I/O	Supplement
CD IF	1	LRSY	ı	CD left/right clock input
	2	ADDATA	0	Audio data output
Audio interface	3	ADBCK	0	Audio bit clock output
	4	ADLRCK	0	Audio left/right clock output
CD IF	5	C2FIN	ī	CD C2 error flag input
Test	6	TEST1	<u> </u>	Test input 1 (This pin must be connected to ground.)
CLOCK	7	CKIN	ı	System clock (16.9344 MHz) input
Power supply	8	VSS	<u> </u>	Ground
CLOCK	9	CKOUT	0	External digital filter and D/A converter clock output (384 Fs)
Test	10	TEST2	ı	
	_			Test input 2 (This pin must be connected to ground.)
Power supply	11	DVDD1	<u> </u>	Digital system power supply (I/O)
	12	PW		CD subcode data serial input
Subcode interface	13	SBSY		CD subcode block sync signal input
	14	SFSY	I	CD subcode frame sync signal input
	15	SBCK	0	CD subcode transfer serial clock output
Power supply	16	AVDD	_	Analog system power supply (PLL)
	17	VPRFR	_	VCO oscillator range setting
PLL	18	VCOC	I	VCO control voltage input
	19	VPDO	0	VCO charge pump output
	20	AVSS	_	Analog system ground
Power supply	21	DVDD2	_	Internal logic system power supply
	22	VSS	_	Ground
	23	MDATA0	I/O	DRAM data bus0
	24	MDATA1	I/O	DRAM data bus1
	25	MDATA2	I/O	DRAM data bus2
	26	MDATA3	I/O	DRAM data bus3
Memory interface	27	MDATA4	I/O	DRAM data bus4
	28	MDATA5	I/O	DRAM data bus5
	29	MDATA6	I/O	DRAM data bus6
	30	MDATA7	I/O	DRAM data bus7
	31	DVDD3		Digital system power supply (I/O)
Power supply	32	VSS	_	Ground
	33	MDATA8	I/O	DRAM data bus8
	34	MDATA9	I/O	DRAM data bus9
	35	MDATA9	1/0	DRAM data bus10
	36	MDATA11	1/0	DRAM data bus11
	-			
	37	MDATA12	1/0	DRAM data bus12
	38	MDATA13	I/O	DRAM data bus13
	39	MDATA14	1/0	DRAM data bus14
	40	MDATA15	1/0	DRAM data bus15
	41	RASB	0	RAS output for EDO DRAM or SDRAM (active low)
	42	WEB	0	WE output for EDO DRAM or SDRAM (active low)
Memory interface	43	CASLB	0	When EDO DRAM is used: CAS output (lower byte, active low)
		3025		When SDRAM is used: DRAM clock output
	44	CASUB	0	When EDO DRAM is used: CAS output (upper byte, active low)
				When SDRAM is used: CAS output (active low)
	45	OEB	0	When EDO DRAM is used: OE output (active low)
	-50	325		When SDRAM is used: CS output (active low)
	46	MADRS12	0	DRAM address output 12
	47	MADRS11	0	DRAM address output 11
	48	MADRS10	0	DRAM address output 10
	49	MADRS9	0	DRAM address output 9
	50	MADRS8	0	DRAM address output 8
	51	DVDD4	_	Digital system power supply (I/O)
Power supply	52	VSS	<u> </u>	Ground
				I.

Continued on next page.

#### Continued from preceding page.

Block	No.	Pin	I/O	Supplement
	53	MADRS7	0	DRAM address output 7
	54	MADRS6	0	DRAM address output 6
	55	MADRS5	0	DRAM address output 5
	56	MADRS4	0	DRAM address output 4
Memory interface	57	MADRS3	0	DRAM address output 3
	58	MADRS2	0	DRAM address output 2
	59	MADRS1	0	DRAM address output 1
	60	MADRS0	0	DRAM address output 0
	61	DVDD5	_	Internal logic system power supply
Power supply	62	VSS	_	Ground
MP3 stream	63	STREQ	I/O	When EDO DRAM is used: MP3 data request flag output (active high)/DRAM data request flag input (in CD ROM mode: active high)
				When SDRAM is used: CKE output (active low)
	64	STCK	I/O	When EDO DRAM is used: MP3 data transfer clock input/DRAM data transfer clock output
1/0	04	STOR	1/0	When SDRAM is used: DQML output (active low)
100	65	STDAT	I/O	When EDO DRAM is used: MP3 data serial input/DRAM data serial output
	00	OTBALL	1/0	When SDRAM is used: DQMH output (active low)
MP3 decoder	66	FSYNC	0	MP3 frame sync signal (active high) Data continuity point detection complete flag (CD-DA mode, active high)
CD monitor	67	CRCF	0	When EDO DRAM is used: CRC check (CD ROM data/CD-DA subcode data) result output (active high)/DRAM data output enable flag (active high)
				When SDRAM is used: ADRS13 output
Power supply	68	DVDD6	_	Digital system power supply (I/O)
Fower supply	69	VSS	_	Ground
	70	WOK	I	DRAM write enable input (CD-DA mode, active high) DRAM data request flag input (only when EDO DRAM is used)
Anti-shock/MP3 I/O	71	CNTOK	0	Data continuity point detection complete flag (CD-DA mode, active high) SYNC error monitor flag (MP3 mode, active high) DRAM data serial output (only when EDO DRAM is used:)
	72	OVF	0	DRAM write interrupted flag (CD-DA mode, active high) Emphasis output flag (CD-DA and MP3 modes, active high) DRAM data transfer clock output (only when EDO DRAM is used)
	73	CMDOUT	0	Command serial data output (This is an n-channel open-drain output.)
	74	CMDIN	I	Command serial data input
	75	CL	ı	Command serial clock input
Microcontroller interface	76	CE	I	Command enable input (active high)
Intellace	77	INTB	0	Interrupt signal output (active low) DRAM write interrupted flag (CD-DA mode, active high)
	78	RESB	ı	System reset (active low)
CD IF	79	DATAIN	ı	CD serial data input
CDIF	80	DATACK	ı	CD bit clock input

#### Note: 1. Notes on unused ports

Unused input pins must be connected to ground (0 V).

Unused output pins must be left open. Do not connect anything to these pins.

Unused I/O pins must either be connected to ground (0 V) or be left open.


2. The same potential must be supplied to all of the DVDD1, DVDD3, DVDD4, DVDD6, and AVDD pins. The same potential must also be supplied to the DVDD2 and DVDD5 pins.

(See the Allowable Operating Ranges section for details on the voltage supplied.)

- 3. The input pins TEST1 and TEST2 must be connected to ground (0 V).
- 4. The I/O pins (MDATA0 to MDATA15, STREQ, STCK, and STDAT) are set to input mode by the initial system reset.
- The NO pins (MDATAO to MDATAO), STREET, STORY, and STDAT) are set to input mode by the initial system reset
   Applications must apply a low level (of at least 1 μs) to the RESB after power is first applied.
   A clock signal with a frequency of 16.9344 MHz must applied to the CKIN pin from the CD DSP IC or other source. An oscillator circuit cannot be formed with just this IC and an oscillator element.

#### **Application Circuit Examples**

#### (1) Using EDO DRAM




To the CD DSP

An external D/A converter is required if the CD DSP does not provide this support.

<sup>\*:</sup> The CKOUT, ADLRCK, ADBCK, and ADDATA pins must be connected to a CD DSP that supports D/A converter external input.

#### (2) Using SDRAM



To the CD DSP

\*: The CKOUT, ADLRCK, ADBCK, and ADDATA pins
must be connected to a CD DSP that supports D/A
converter external input.
An external D/A converter is required if the CD
DSP does not provide this support.

#### **Application Design Notes**

While it goes without saying that strictly observing the absolute maximum ratings and allowable operating ranges (recommended operating conditions) for this IC is necessary for application reliability, careful consideration must also be given to the ambient temperature, static discharge, and other environmental conditions as well as the mounting conditions. This section presents notes regarding application design and circuit board mounting for this IC.

#### 1. Handling unused pins

If any unused input pins on this IC are left open, internal circuits may become unstable. The instructions on handling unused pins for specific pins given in the technical documentation must be followed. Also note that unused output pins must not be shorted to power, ground, or other outputs.

#### 2. Latchup prevention

- (1) The voltages stipulated in the specifications must be applied to the power supply pins. If there are multiple power supply pins that are stipulated to have the same voltage, the identical potential must be applied to all those pins.
- (2) The voltage levels on I/O pins must not exceed the peripheral 3 V system block supply voltage, and must not go below the ground level.
- (3) Design applications so that overvoltages and abnormal noise are not applied to this IC.
- (4) In general, latchup can be prevented by holding unused input pins fixed at either VDD or VSS. However, the handling of each pin must follow an specific instruction in the pin functions documentation.
- (5) The outputs must not be shorted.

#### 3. Interface

When connected to other devices, this IC may not operate correctly if the input VIL/VIH and output VOL/VOH levels do not match. When connecting this IC to other devices in dual power supply systems, level shifters must be inserted to prevent the device from being destroyed.

#### 4. Load capacitance and output current

- (1) When connected to high capacitance loads, lines may be melted since the effect of such loads is the same as the load being shorted for an extended period. Also, large charge/discharge currents may result in noise that may degrade equipment performance and cause malfunctions. The recommended load capacitance ratings must be observed.
- (2) Excessive output sink or source current can cause problems. Observe the maximum allowable power dissipation ratings and use this IC within the recommended current value range.

#### 5. Notes on power application and power-on reset

- (1) There are cases where special care is required at power on, during a reset, and after a reset is cleared. Refer to spec sheets and other documentation and design applications taking these concerns into account.
- (2) This IC's output pin states, I/O settings, and register values are not guaranteed when power is first applied. The operation of items that are defined by a reset operation or mode settings is only guaranteed after the corresponding reset or setting operation. A reset must be applied to this IC after power is first applied. The states immediately after power on of pins and registers that are not explicitly defined cannot be relied on: they may differ either due to long-term variations in a given device or due to design changes in later versions of the same product.

#### 6. Notes on thermal design

The failure rate of semiconductor devices is accelerated greatly by increases in ambient temperature or power consumption. To assure high reliability, design the application heat dissipation systems to provide adequate margin for variations in ambient conditions.

#### 7. Notes on PWB pattern design

- (1) Ideally, there should be separate power supply and ground lines for each system to reduce the influence of shared impedances.
- (2) The power supply and ground lines should be as wide and as short as possible, and the impedance to high frequencies should be as small as possible.
  - Insert both decoupling capacitors (of about 0.01 to 1  $\mu F$ ) and capacitors of about 100 to 200  $\mu F$  between each power supply/ground pair. However, note that if these capacitors are too large, latchup may occur.

#### 8. Other notes

If there are any points that are unclear, or if you have any questions, contact your Sanyo representative during the design phase.

This IC is a special-purpose device designed for CD player applications, and has specifications that differ from those of general-purpose logic devices. End products must be designed to operate in a failsafe manner appropriate for the application, and application operation must be verified using test equipment.

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of June, 2004. Specifications and information herein are subject to change without notice.