# **PNP Silicon High-Power Transistors**

. . . designed for use in power amplifier and switching circuits.

• Low Collector-Emitter Saturation Voltage —

 $I_C$  = 15 Adc,  $V_{CE(sat)}$ = 1.0 Vdc (Max) 2N4398,99

= 1.5 Vdc (Max) 2N5745

• DC Current Gain Specified —

= 1.0 to 30 Adc

• Complements to NPN 2N5301, 2N5302, 2N303

#### \*MAXIMUM RATINGS

Rating	Symbol	2N4398	2N4399	2N5745	Unit
Collector–Emitter Voltage	V <sub>CEO</sub>	40 60 80			Vdc
Collector–Base Voltage	$V_{CB}$	40 60 80			Vdc
Emitter–Base Voltage	V <sub>EB</sub>	5.0			Vdc
Collector Current — Continuous Peak	I <sub>C</sub>	30 50	30 50	20 50	Adc
Base Current — Continuous Peak	Ι <sub>Β</sub>	7.5 15			Adc
Total Device Dissipation  @ T <sub>A</sub> = 25°C**  Derate above 25°C	P <sub>D</sub>	5.0 28.6			Watts mW/°C
Total Device Dissipation @ T <sub>C</sub> = 25°C Derate above 25°C	P <sub>D</sub>	200 1.15			Watts W/°C
Operating and Storage Junction Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-65 to +200			°C

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$\theta_{\sf JC}$	0.875	°C/W
Thermal Resistance, Junction to Ambient	$\theta_{\sf JA}$	35	°C/W

<sup>\*</sup> Indicates JEDEC Registered Data.

2N4347 (See 2N3442)

2N4398 2N4399 2N5745

20, 30 AMPERE **POWER TRANSISTORS PNP SILICON** 40-60-180 VOLTS **200 WATTS** 



**CASE 1-07** TO-204AA (TO-3)

<sup>\*\*</sup> ON Semiconductor guarantees this data in addition to JEDEC Registered Data.




Figure 1. Power–Temperature Derating Curve

Safe Area Curves are indicated by Figure 13. All limits are applicable and must be observed.

## **ELECTRICAL CHARACTERISTICS** ( $T_C = 25^{\circ}C$ unless otherwise noted)

Characteristic		Symbol	Min	Max	Unit
OFF CHARACTERISTICS				•	•
Collector–Emitter Sustaining Voltage (1) $(I_C = 200 \text{ mAdc}, I_B = 0)$	2N4398 2N4399 2N5745	V <sub>CEO(sus)</sub>	40 60 80	_ _ _	Vdc
Collector Cutoff Current $ (V_{CE} = 40 \text{ Vdc}, I_B = 0) $ $ (V_{CE} = 60 \text{ Vdc}, I_B = 0) $ $ (V_{CE} = 80 \text{ Vdc}, I_B = 0) $	2N4398 2N4399 2N5745	I <sub>CEO</sub>		5.0 5.0 5.0	mAdc
	2N4398 2N4399 2N5745 2N4398, 2N4399 2N5745	I <sub>CEX</sub>	_ _ _ _	5.0 5.0 5.0 10	mAdc
Collector Cutoff Current $(V_{CB} = 40 \text{ Vdc}, I_E = 0)$ $(V_{CB} = 60 \text{ Vdc}, I_E = 0)$ $(V_{CB} = 80 \text{ Vdc}, I_E = 0)$	2N4398 2N4399 2N5745	I <sub>CBO</sub>		1.0 1.0 1.0	mAdc
Emitter Cutoff Current (V <sub>EB</sub> = 5.0 Vdc, I <sub>C</sub> = 0)		I <sub>EBO</sub>	_	5.0	mAdc
ON CHARACTERISTICS					
DC Current Gain (1) $ \begin{aligned} &(I_C = 1.0 \text{ Adc, } V_{CE} = 2.0 \text{ Vdc}) \\ &(I_C = 10 \text{ Adc, } V_{CE} = 2.0 \text{ Vdc}) \\ &(I_C = 15 \text{ Adc, } V_{CE} = 2.0 \text{ Vdc}) \\ &(I_C = 20 \text{ Adc, } V_{CE} = 2.0 \text{ Vdc}) \\ &(I_C = 30 \text{ Adc, } V_{CE} = 4.0 \text{ Vdc}) \end{aligned} $	All Types 2N5745 2N4398, 2N4399 2N5745 2N4398, 2N4399	h <sub>FE</sub>	40 15 15 5.0 5.0	 60 60 	_
Collector–Emitter Saturation Voltage (1) $ (I_C = 10 \text{ Adc}, I_B = 1.0 \text{ Adc}) $ $ (I_C = 15 \text{ Adc}, I_B = 1.5 \text{ Adc}) $ $ (I_C = 20 \text{ Adc}, I_B = 2.0 \text{ Adc}) $ $ (I_C = 20 \text{ Adc}, I_B = 4.0 \text{ Adc}) $ $ (I_C = 30 \text{ Adc}, I_B = 6.0 \text{ Adc}) $	2N4398, 2N4399 2N5745 2N4398, 2N4399 2N5745 2N4398, 2N4399 2N5745 2N4398, 2N4399	VCE(sat)		0.75 1.0 1.0 1.5 2.0 2.0 4.0	Vdc
Base–Emitter Saturation Voltage (1) $(I_C = 10 \text{ Adc}, I_B = 1.0 \text{ Adc})^{**}$ $(I_C = 15 \text{ Adc}, I_B = 1.5 \text{ Adc})$ $(I_C = 20 \text{ Adc}, I_B = 2.0 \text{ Adc})^{**}$ $(I_C = 20 \text{ Adc}, I_B = 4.0 \text{ Adc})$	2N4398, 2N4399 2N5745 2N4398, 2N4399 2N5745 2N4398, 2N4399 2N5745	V <sub>BE(sat)</sub>		1.6 1.7 1.85 2.0 2.5 2.5	Vdc
Base–Emitter On Voltage (1) $ \begin{aligned} &(I_C=10 \text{ Adc, V}_{CE}=2.0 \text{ Vdc}) \\ &(I_C=15 \text{ Adc, V}_{CE}=2.0 \text{ Vdc}) \\ &(I_C=20 \text{ Adc, V}_{CE}=4.0 \text{ Vdc}) \\ &(I_C=30 \text{ Adc, V}_{CE}=4.0 \text{ Vdc}) \end{aligned} $	2N5745 2N4398, 2N4399 2N5745 2N4398, 2N4399	V <sub>BE(on)</sub>	_ _ _ _	1.5 1.7 2.5 3.0	Vdc

<sup>\*</sup> Indicates JEDEC Registered Data.

(continued)

<sup>\*\*</sup>ON Semiconductor Guarantees this Data in Addition to JEDEC Registered Data. (1) Pulse Test: Pulse Width  $\leq 300~\mu s$ , Duty Cycle  $\leq 2.0\%$ 

## **ELECTRICAL CHARACTERISTICS** — continued

Characteristic			Symbol	Min	Max	Unit
DYNAMIC CHARACTE	RISTICS					
Current–Gain Bandwi (I <sub>C</sub> = 1.0 Adc, V <sub>CE</sub> = f = 1.0 MHz)	` '	2N4398, 2N4399 2N5745	f <sub>T</sub>	4.0 2.0	_	MHz
Small–Signal Current Gain (I <sub>C</sub> = 1.0 Adc, V <sub>CE</sub> = 10 Vdc, f = 1.0 kHz)			h <sub>fe</sub>	40	_	_
SWITCHING CHARAC	TERISTIC					
Rise Time		2N4398, 2N4399 2N5745	t <sub>r</sub>	_	0.4 1.0	μs
Storage Time	(V <sub>CC</sub> = 30 Vdc, I <sub>C</sub> = 10 Adc, I <sub>B1</sub> = I <sub>B2</sub> = 1.0 Adc)	2N4396, 2N4399 2N5745	t <sub>s</sub>		1.5 2.0	μs
Fall Time	IB1 - IB2 - 1.0 Add)	2N4398, 2N4399	t <sub>f</sub>	_	0.6	μs

<sup>(2)</sup>  $f_T$  is defined as the frequency at which  $|h_{fe}|$  extrapolates to unity.

## **SWITCHING TIME EQUIVALENT TEST CIRCUITS**




Figure 2. Turn-On Time

Figure 3. Turn-Off Time

## **TYPICAL "ON" REGION CHARACTERISTICS**




Figure 4. DC Current Gain




Figure 5. Collector Saturation Region




Figure 6. "On" Voltages





Figure 7. Temperature Coefficients

#### **RATINGS AND THERMAL DATA**



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 8 is based on  $T_{J(pk)} = 200^{\circ}C$ ;  $T_{C}$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} \le 200^{\circ}C$ .  $T_{J(pk)}$  may be calculated from the data in Figure 9. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

Figure 8. Active Region Safe Operating Area





Figure 9. Thermal Response

#### DESIGN NOTE: USE OF TRANSIENT THERMAL RESISTANCE DATA



A train of periodical power pulses can be represented by the model as shown in Figure A. Using the model and the device thermal response, the normalized effective transient thermal resistance of Figure 9 was calculated for various duty cycles.

To find  $\theta_{JC}(t)$ , multiply the value obtained from Figure 9 by the steady state value  $\theta_{JC}(\infty)$ .

Example:


The 2N4398 is dissipating 100 watts under the following conditions:  $t_1 = 1.0$  ms,  $t_P = 5.0$  ms. (D = 0.2)

Using Figure 9, at a pulse width of 1.0 ms and D = 0.2, the reading of r (t) is 0.28.

The peak rise in junction temperature is therefore  $T = r(t) \times P_P \times \theta_{JC}(\infty) = 0.28 \times 100 \times 0.875 = 24.5^{\circ}C$ 

## **PACKAGE DIMENSIONS**

## **CASE 1-07** TO-204AA (TO-3) ISSUE Z



#### NOTES:

- (OLES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO-204AA OUTLINE SHALL APPLY.

	INCHES		MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	1.550 REF		39.37	REF	
В		1.050		26.67	
C	0.250	0.335	6.35	8.51	
D	0.038	0.043	0.97	1.09	
E	0.055	0.070	1.40	1.77	
G	0.430 BSC		10.92 BSC		
Н	0.215 BSC		5.46 BSC		
K	0.440	0.480	11.18	12.19	
L	0.665 BSC		16.89	BSC	
N		0.830		21.08	
Q	0.151	0.165	3.84	4.19	
U	1.187 BSC		30.15 BSC		
٧	0.131	0.188	3.33	4.77	

STYLE 1: PIN 1. BASE 2. EMITTER CASE: COLLECTOR

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### **PUBLICATION ORDERING INFORMATION**

#### NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

**Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

#### N. American Technical Support: 800-282-9855 Toll Free USA/Canada

**EUROPE:** LDC for ON Semiconductor – European Support

German Phone: (+1) 303–308–7140 (Mon–Fri 2:30pm to 7:00pm CET)
Email: ONlit–german@hibbertco.com

French Phone: (+1) 303–308–7141 (Mon–Fri 2:00pm to 7:00pm CET)

Email: ONlit-french@hibbertco.com

English Phone: (+1) 303–308–7142 (Mon–Fri 12:00pm to 5:00pm GMT)

Email: ONlit@hibbertco.com

#### EUROPEAN TOLL-FREE ACCESS\*: 00-800-4422-3781

\*Available from Germany, France, Italy, UK, Ireland

#### CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)

Email: ONlit-spanish@hibbertco.com

Toll-Free from Mexico: Dial 01-800-288-2872 for Access -

then Dial 866-297-9322

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support

Phone: 303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time)

Toll Free from Hong Kong & Singapore:

001-800-4422-3781 Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031

Phone: 81–3–5740–2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.