



P-channel Enhancement-mode Power MOSFET

- Low gate-charge
- Simple drive requirement
- Fast switching

 Pb-free; RoHS compliant.



BV_{DSS}	-20V
$R_{DS(ON)}$	65mΩ
I_D	-4.2A



SOT-23-3

DESCRIPTION

The SSM2305GN is in a SOT-23-3 package, which is widely used for lower power commercial and industrial surface mount applications. This device is suitable for low-voltage applications such as DC/DC converters and general switching applications.

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	-20	V
V_{GS}	Gate-Source Voltage	± 12	V
$I_D @ T_A=25^\circ C$	Continuous Drain Current ³	-4.2	A
$I_D @ T_A=70^\circ C$	Continuous Drain Current ³	-3.4	A
I_{DM}	Pulsed Drain Current ^{1,2}	-10	A
$P_D @ T_A=25^\circ C$	Total Power Dissipation	1.38	W
	Linear Derating Factor	0.01	W/°C
T_{STG}	Storage Temperature Range	-55 to 150	°C
T_J	Operating Junction Temperature Range	-55 to 150	°C

THERMAL DATA

Symbol	Parameter	Value	Unit
$R_{\Theta JA}$	Maximum Thermal Resistance, Junction-ambient ³	90	°C/W

ELECTRICAL CHARACTERISTICS (at $T_j = 25^\circ\text{C}$, unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}$, $I_D=-250\mu\text{A}$	-20	-	-	V
$\Delta \text{BV}_{\text{DSS}}/\Delta T_j$	Breakdown Voltage Temperature Coefficient	Reference to 25°C , $I_D=-1\text{mA}$	-	-0.1	-	$\text{V}/^\circ\text{C}$
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance	$V_{\text{GS}}=-10\text{V}$, $I_D=-4.5\text{A}$	-	-	53	$\text{m}\Omega$
		$V_{\text{GS}}=-4.5\text{V}$, $I_D=-4.2\text{A}$	-	-	65	$\text{m}\Omega$
		$V_{\text{GS}}=-2.5\text{V}$, $I_D=-2.0\text{A}$	-	-	100	$\text{m}\Omega$
		$V_{\text{GS}}=-1.8\text{V}$, $I_D=-1.0\text{A}$	-	-	250	$\text{m}\Omega$
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}$, $I_D=-250\mu\text{A}$	-0.5	-	-	V
g_{fs}	Forward Transconductance	$V_{\text{DS}}=-5\text{V}$, $I_D=-2.8\text{A}$	-	9	-	S
I_{DSS}	Drain-Source Leakage Current ($T_j=25^\circ\text{C}$)	$V_{\text{DS}}=-20\text{V}$, $V_{\text{GS}}=0\text{V}$	-	-	-1	uA
	Drain-Source Leakage Current ($T_j=55^\circ\text{C}$)	$V_{\text{DS}}=-16\text{V}$, $V_{\text{GS}}=0\text{V}$	-	-	-10	uA
I_{GSS}	Gate-Source Leakage	$V_{\text{GS}}= \pm 12\text{V}$	-	-	± 100	nA
Q_g	Total Gate Charge ²	$I_D=-4.2\text{A}$	-	10.6	-	nC
Q_{gs}	Gate-Source Charge	$V_{\text{DS}}=-16\text{V}$	-	2.32	-	nC
Q_{gd}	Gate-Drain ("Miller") Charge	$V_{\text{GS}}=-4.5\text{V}$	-	3.68	-	nC
$t_{\text{d(on)}}$	Turn-on Delay Time ²	$V_{\text{DS}}=-15\text{V}$	-	5.9	-	ns
t_r	Rise Time	$I_D=-4.2\text{A}$	-	3.6	-	ns
$t_{\text{d(off)}}$	Turn-off Delay Time	$R_G=6\Omega$, $V_{\text{GS}}=-10\text{V}$	-	32.4	-	ns
t_f	Fall Time	$R_D=3.6\Omega$	-	2.6	-	ns
C_{iss}	Input Capacitance	$V_{\text{GS}}=0\text{V}$	-	740	-	pF
C_{oss}	Output Capacitance	$V_{\text{DS}}=-15\text{V}$	-	167	-	pF
C_{rss}	Reverse Transfer Capacitance	f=1.0MHz	-	126	-	pF

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V_{SD}	Forward On Voltage ²	$I_S=-1.2\text{A}$, $V_{\text{GS}}=0\text{V}$	-	-	-1.2	V
trr	Reverse Recovery Time	$I_S=-4.2\text{A}$, $V_{\text{GS}}=0\text{V}$,	-	27.7	-	ns
Q_{rr}	Reverse Recovery Charge	$dI/dt=100\text{A}/\mu\text{s}$	-	22	-	nC

Notes:

- 1.Pulse width limited by maximum junction temperature.
- 2.Pulse width $\leq 300\text{us}$, duty cycle $\leq 2\%$.
- 3.Surface-mounted on 1 in² copper pad on FR4 board; 270°C/W when mounted on minimum copper pad.




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance vs. Gate Voltage




Fig 4. Normalized On-Resistance vs. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. Gate Threshold Voltage vs. Junction Temperature




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Switching Time Circuit




Fig 12. Gate Charge Circuit

Information furnished by Silicon Standard Corporation is believed to be accurate and reliable. However, Silicon Standard Corporation makes no guarantee or warranty, express or implied, as to the reliability, accuracy, timeliness or completeness of such information and assumes no responsibility for its use, or for infringement of any patent or other intellectual property rights of third parties that may result from its use. Silicon Standard reserves the right to make changes as it deems necessary to any products described herein for any reason, including without limitation enhancement in reliability, functionality or design. No license is granted, whether expressly or by implication, in relation to the use of any products described herein or to the use of any information provided herein, under any patent or other intellectual property rights of Silicon Standard Corporation or any third parties.