



Feed-Forward Controller with Primary MOSFET Drivers for Intermediate Bus Converters

DESCRIPTION

SiP11205 is a feed-forward controller for the primary side of a half-bridge intermediate bus converter (IBC). It is ideally suited for isolated applications such as telecom, data communications and other products requiring an IBC architecture and conversion of standard bus voltages such as 48 V to a lower intermediate voltage, where high efficiency is required at low output voltages (24 V, 12 V, 9 V or 5 V).

Designed to operate within the telecom voltage range of 36 V to 75 V and withstand 100 V transients for a period of 100 ms, the IC is designed for controlling and driving both the low- and high-side switching devices of a half-bridge converter.

The feed-forward feature is designed to make the converter output semi-regulated and is beneficial for point-of-load applications that require narrow input range. SiP11205 has advanced current monitoring and control circuitry, which allows the user to set the maximum current in the primary circuit. This feature acts as protection against overcurrent and output short circuit. Current sensing is by means of a sense resistor connected in series with the primary low-side MOSFET.


FEATURES

- 36 V to 75 V input voltage range
- · Withstand 100 V, 100 ms transient capability
- Integrated ± 1.6 A typical high- and low-side MOSFET drivers
- Oscillator frequency is programmable from 200 kHz to 1 MHz (100 kHz to 500 kHz switching frequency) and can be externally synchronized
- Voltage feed-forward compensation
- · High voltage pre-regulator operates during start-up
- · Current sensing on primary low-side switch
- Hiccup mode
- System low input voltage detection
- · Chip UVLO function
- · Programmable soft-start function
- Over temperature protection (160 °C)
- Greater than 95.5 % efficiency for 42 V to 55 V input range
- Better than 2 % line regulation at 9 A

APPLICATIONS

- · Intermediate bus architectures
- Telecom and Datacom
- Routers and servers
- Storage area network
- · Base station
- 1/8 and 1/4 bricks

TYPICAL APPLICATION CIRCUIT



Document Number: 69233 S-81795-Rev. C, 04-Aug-08

VISHAY.

TECHNICAL DESCRIPTION


SiP11205 is a feed-forward controller on the primary side of a half-bridge intermediate bus converter. With 100 V depletion mode MOSFET in the chip, the SiP11205 is capable of being powered directly from the high voltage bus to V_{CC} through an external PNP pass transistor, or may be powered by an external supply directly to the V_{CC} pin.

Without the use of an external pass transistor, failure of the converter output to power V_{CC} above the V_{REG} level will result in over temperature protection activating hiccup

operation whenever the pre-regulator power dissipation becomes excessive.

The external high- and low-side N-Channel power MOSFETs are driven by a built-in driver with \pm 1.6 A peak current capability. SiP11205 is available in the MLP44-16 PowerPAK package and TSSOP-16 PowerPAK package and is specified over the ambient temperature range of -40 °C to 85 °C.

SIP11205 BLOCK DIAGRAM







Parameter	Limit	Unit		
V. V.	Continuous	80		
V_{IN}, V_{LX}	100 ms	100		
V _{CC}	·	14.5		
V _{BST}	Continuous	95	V	
VBST	100 ms	112		
V _{BST} - V _{LX}	·	15		
Logic Inputs		- 0.3 to V _{CC} + 0.3		
Linear Inputs		- 0.3 to V _{CC} + 0.3		
HV Pre-Regulator Input Current (cont	inuous)	10	mA	
Storage Temperature		- 65 to 150		
Maximum Junction Temperature		150	°C	
Power Discipation	PowerPAK MLP44-16 ^{a, b}	2564	mW	
Power Dissipation	PowerPAK TSSOP-16 ^{a, c}	2630	11100	
Thermal Impedance (Θ_{JA})	PowerPAK MLP44-16 ^{a, b}	39	°C/W	
memiai impedance (ΘJA)	PowerPAK TSSOP-16 ^{a, c}	38	7 °C/W	

- a. Device Mounted with all leads soldered or welded to PC board.
- b. Derate 25.6 mW/°C above 25 °C. c. Derate 26.3 mW/°C above 25 °C.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Parameter		Limit	Unit	
V	Continuous	36 to 75		
V _{IN}	100 ms	100		
V _{BST}	<u> </u>	V _{IN} + 10.5 to V _{IN} + 13.2		
V _{BST} - V _{LX}		10.5 to 13.2	V	
V _{CC}		10.5 to 13.2		
Logic Inputs		- 0.3 to V _{CC} + 0.3	7	
Linear Inputs		- 0.3 to V _{CC} + 0.3		
F _{OSC}		200 to 1000	kHz	
R _{OSC}		40 to 200	kΩ	
C _{OSC}		100 to 220	pF	
C _{SS}		10 to 100	nF	
C _{COMP}		2.2	- nr	
V _{REF} Capacitor to GND		1		
C _{BOOST}		0.1	μF	
V _{CC} Capacitor to GND		4.7	1	

SiP11205

Vishay Siliconix



$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$		100 0.05 - 20 87 12 150 4 6.6 9.0	75 10 200 9 10.4 -10 130 -13.2 350 5.2 8.5	Unit V μA MA V MA W MA V μA V μA V μA
V _{IN} Range V _{IN} Pre-Reg Current (cut-off) I _{VINLKG} V _{IN} = 75 V, V _{CC} > 10.5 V Pre-Reg Current (standby) I _{VINSD} V _{IN} = 75 V, V _{INDET} = 0 V Pre-Reg Current (switching) I _{VIN} V _{IN} = 75 V, V _{INDET} = 0 V Pre-Reg Output Voltage V _{REG} V _{CC} Voltage with V _{IN} = 48 V Pre-Reg Drive Current I _{START} V _{CC} < V _{REG} Pre-Reg Line Regulation LDR I _{LOAD} : 0 to 20 mA Pre-Reg Line Regulation LNR I _{SRC} I _{SRC} I _{SNK} V _{CC} = 12 V V _{CC} Supply Voltage V _{CC} Supply Voltage V _{CC} Supply Voltage V _{CC} Range Shut Down Current I _{SD} V _{INDET} = 0 V Quiescent Current I _Q V _{INDET} = 0 V Quiescent Current I _Q V _{INDET} = 0 V Quiescent Current I _Q V _{INDET} = V _{REF} UVLO OFF-Threshold UVLO _H V _{CC} rising Hysteresis H _{UVLO} Force 20 mA into V _{CC} Current Sense	3.6 7.8 20 - 35 40 10.5 50 3.0 5.0	90 6.2 9.3 100 0.05 - 20 87 12 150 4 6.6 9.0	10 200 9 10.4 - 10 130 13.2 350 5.2	μA MA V MA MV %/V μA
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	3.6 7.8 20 - 35 40 10.5 50 3.0 5.0	90 6.2 9.3 100 0.05 - 20 87 12 150 4 6.6 9.0	10 200 9 10.4 - 10 130 13.2 350 5.2	μA MA V MA MV %/V μA
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	7.8 20 - 35 40 10.5 50 3.0 5.0	6.2 9.3 100 0.05 - 20 87 12 150 4 6.6 9.0	200 9 10.4 -10 130 13.2 350 5.2	mA V mA mV %/V μA
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	7.8 20 - 35 40 10.5 50 3.0 5.0	6.2 9.3 100 0.05 - 20 87 12 150 4 6.6 9.0	9 10.4 - 10 130 13.2 350 5.2	mA V mA mV %/V μA
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	7.8 20 - 35 40 10.5 50 3.0 5.0	9.3 100 0.05 -20 87 12 150 4 6.6 9.0	10.4 - 10 130 13.2 350 5.2	V mA mV %/V μA
Pre-Reg Drive Current I _{START} V _{CC} < V _{REG} Pre-Reg Load Regulation LDR I _{LOAD} : 0 to 20 mA Pre-Reg Line Regulation LNR Regulator Compensation I _{SRC} I _{SNK} V _{CC} Supply Voltage V _{CC} V _{CC} Range V _{CC} Shut Down Current I _{SD} V _{INDET} = 0 V Quiescent Current I _Q V _{INDET} < V _{REF} Supply Current I _{CC} V _{INDET} > V _{REF} UVLO OFF-Threshold UVLO _H V _{CC} rising Hysteresis H _{UVLO} Force 20 mA into V _{CC} Current Sense Current Limit Threshold 1 (MOC) ⁸ V _{MOC} I _{SS} = 20 μA Current Limit Threshold 2 (SOC) ^b V _{SOC} I _{SS} = 400 nA CS to DL Delay T _D D _{L(ON)} blanking time Pulse Width Modulator Maximum Duty Cycle ^c D _{MAX} V _{IN} = 42 V, V _{INDET} = 4.2 V Maximum Duty Cycle Asymmetry R _{DB} Voltage V _{RDB} V _{IN} = 42 V, V _{INDET} = 4.2 V Oscillator Oscillator V _{ROSC} V _{ROSC}	- 35 40 10.5 50 3.0 5.0	100 0.05 - 20 87 12 150 4 6.6 9.0	- 10 130 13.2 350 5.2	mA mV %/V μA V
Pre-Reg Load Regulation LDR I _{LOAD} : 0 to 20 mA Pre-Reg Line Regulation LNR Regulator Compensation I _{SRC} I _{SNK} V _{CC} = 12 V V _{CC} Supply Voltage V _{CC} V _{CC} Range V _{CC} Shut Down Current I _{SD} V _{INDET} = 0 V Quiescent Current I _Q V _{INDET} < V _{REF} Supply Current I _{CC} V _{INDET} > V _{REF} UVLO OFF-Threshold UVLO _H V _{CC} rising Hysteresis H _{UVLO} Force 20 mA into V _{CC} Current Sense Current Limit Threshold 1 (MOC) ⁸ V _{MOC} I _{SS} = 20 μA Current Limit Threshold 2 (SOC) ^b V _{SOC} I _{SS} = 400 nA CS to DL Delay T _D D _{L(ON)} blanking time Pulse Width Modulator Maximum Duty Cycle ^c D _{MAX} V _{IN} = 42 V, V _{INDET} = 4.2 V Maximum Duty Cycle Asymmetry R _{DB} Voltage V _{RDB} V _{IN} = 42 V, V _{INDET} = 4.2 V Oscillator V _{ROSC} V _{ROSC}	- 35 40 10.5 50 3.0 5.0	0.05 - 20 87 12 150 4 6.6 9.0	13.2 350 5.2	mV %/V μA V μA
Pre-Reg Line Regulation LNR Regulator Compensation I _{SRC} I _{SNK} V _{CC} Supply Voltage V _{CC} Range V _{CC} Shut Down Current I _{SD} V _{INDET} = 0 V Quiescent Current I _Q V _{INDET} < V _{REF} Supply Current I _{CC} V _{INDET} > V _{REF} UVLO OFF-Threshold UVLO _H V _{CC} rising Hysteresis H _{UVLO} V _{CC} Clamp Voltage V _{CLAMP} Force 20 mA into V _{CC} Current Sense Current Limit Threshold 1 (MOC) ^a V _{MOC} I _{SS} = 20 μA Current Limit Threshold 2 (SOC) ^b V _{SOC} I _{SS} = 400 nA CS to DL Delay T _D Leading Edge Blanking Period T _{BL} DL _(ON) blanking time Pulse Width Modulator Maximum Duty Cycle Asymmetry V _{IN} = 42 V, V _{INDET} = 4.2 V Maximum Duty Cycle Asymmetry V _{RDB} V _{IN} = 42 V, V _{INDET} = 4.2 V Oscillator V _{ROSC}	10.5 50 3.0 5.0	0.05 - 20 87 12 150 4 6.6 9.0	13.2 350 5.2	%/V μA V μA
I _{SRC} V _{CC} = 12 V V _{CC} Supply Voltage V _{CC} Range V _{CC} Shut Down Current I _{SD} V _{INDET} = 0 V Quiescent Current I _Q V _{INDET} > V _{REF} Supply Current I _{CC} V _{INDET} > V _{REF} UVLO OFF-Threshold UVLO _H V _{CC} rising Hysteresis H _{UVLO} V _{CC} Clamp Voltage V _{CLAMP} Force 20 mA into V _{CC} Current Sense Current Limit Threshold 1 (MOC) ^a V _{MOC} I _{SS} = 20 μA Current Limit Threshold 2 (SOC) ^b V _{SOC} I _{SS} = 400 nA CS to DL Delay T _D DL _(ON) blanking time Pulse Width Modulator Maximum Duty Cycle ^C D _{MAX} V _{IN} = 42 V, V _{INDET} = 4.2 V Maximum Duty Cycle Asymmetry N _{RDB} V _{IN} = 42 V, V _{INDET} = 4.2 V Oscillator Oscillator F _{OSC}	10.5 50 3.0 5.0	- 20 87 12 150 4 6.6 9.0	13.2 350 5.2	μA V μA
V _{CC} Supply Voltage V _{CC} Range V _{CC} Shut Down Current I _{SD} V _{INDET} = 0 V Quiescent Current I _Q V _{INDET} > V _{REF} Supply Current I _{CC} V _{INDET} > V _{REF} UVLO OFF-Threshold UVLO _H V _{CC} rising Hysteresis H _{UVLO} V _{CC} Clamp Voltage V _{CLAMP} Force 20 mA into V _{CC} Current Limit Threshold 1 (MOC) ^a V _{MOC} I _{SS} = 20 μA Current Limit Threshold 2 (SOC) ^b V _{SOC} I _{SS} = 400 nA CS to DL Delay T _D Leading Edge Blanking Period T _{BL} DL _(ON) blanking time Pulse Width Modulator Maximum Duty Cycle ^c D _{MAX} V _{IN} = 42 V, V _{INDET} = 4.2 V Maximum Duty Cycle Asymmetry V _{RDB} V _{IN} = 42 V, V _{INDET} = 4.2 V Oscillator Oscillator Frequency ^d F _{OSC} Oscillator Bias Voltage V _{ROSC}	10.5 50 3.0 5.0	12 150 4 6.6 9.0	13.2 350 5.2	V μA
V _{CC} Supply Voltage V _{CC} Range V _{CC} Shut Down Current I _{SD} V _{INDET} = 0 V Quiescent Current I _Q V _{INDET} < V _{REF} Supply Current I _{CC} V _{INDET} > V _{REF} UVLO OFF-Threshold UVLO _H V _{CC} rising Hysteresis H _{UVLO} V _{CC} Clamp Voltage V _{CLAMP} Force 20 mA into V _{CC} Current Limit Threshold 1 (MOC) ^a V _{MOC} I _{SS} = 20 μA Current Limit Threshold 2 (SOC) ^b V _{SOC} I _{SS} = 400 nA CS to DL Delay T _D Leading Edge Blanking Period T _{BL} DL _(ON) blanking time Pulse Width Modulator Maximum Duty Cycle ^c D _{MAX} V _{IN} = 42 V, V _{INDET} = 4.2 V Maximum Duty Cycle Asymmetry V _{RDB} V _{IN} = 42 V, V _{INDET} = 4.2 V Oscillator Oscillator Frequency ^d F _{OSC} Oscillator Bias Voltage V _{ROSC}	10.5 50 3.0 5.0	12 150 4 6.6 9.0	13.2 350 5.2	V μA
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	50 3.0 5.0	150 4 6.6 9.0	350 5.2	μΑ
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	50 3.0 5.0	150 4 6.6 9.0	350 5.2	μΑ
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	3.0 5.0	4 6.6 9.0	5.2	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	5.0	6.6	_	mA
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		9.0	8.5	mA
Hysteresis H_{UVLO} V_{CC} Clamp Voltage V_{CLAMP} Force 20 mA into V_{CC} Current Sense V_{MOC} $I_{SS} = 20 \mu A$ Current Limit Threshold 1 (MOC)a V_{MOC} $I_{SS} = 400 \text{nA}$ CS to DL Delay T_D $I_{SS} = 400 \text{nA}$ Leading Edge Blanking Period T_{BL} $DL_{(ON)}$ blanking timePulse Width Modulator I_{MAX} I_{MAX} I_{MAX} Maximum Duty Cyclec I_{MAX} I_{MAX} I_{MAX} I_{MAX} Maximum Duty Cycle Asymmetry I_{MAX} I_{MAX} I_{MAX} I_{MAX} I_{MAX} Oscillator I_{MAX} <	7.6		+	
Hysteresis H_{UVLO} V_{CC} Clamp Voltage V_{CLAMP} Force 20 mA into V_{CC} Current Sense Current Limit Threshold 1 (MOC) ^a V_{MOC} $I_{SS} = 20 \mu A$ Current Limit Threshold 2 (SOC) ^b V_{SOC} $I_{SS} = 400 \text{nA}$ CS to DL Delay T_D D_{Lono} blanking time Leading Edge Blanking Period T_{BL} $DL_{(ON)}$ blanking time Pulse Width Modulator Maximum Duty Cycle ^c D_{MAX} $V_{IN} = 42 V$, $V_{INDET} = 4.2 V$ Maximum Duty Cycle Asymmetry V_{RDB} $V_{IN} = 42 V$, $V_{INDET} = 4.2 V$ Oscillator V_{ROSC}		4.0	10	
V_{CC} Clamp Voltage V_{CLAMP} Force 20 mA into V_{CC} Current Sense Current Limit Threshold 1 (MOC) ^a V_{MOC} $I_{SS} = 20 \mu A$ Current Limit Threshold 2 (SOC) ^b V_{SOC} $I_{SS} = 400 nA$ CS to DL Delay T_D Leading Edge Blanking Period T_{BL} $DL_{(ON)}$ blanking time Pulse Width Modulator Maximum Duty Cycle ^c D_{MAX} $V_{IN} = 42 V$, $V_{INDET} = 4.2 V$ Maximum Duty Cycle Asymmetry V_{RDB} $V_{IN} = 42 V$, $V_{INDET} = 4.2 V$ Oscillator Oscillator Frequency ^d F_{OSC} Oscillator Bias Voltage V_{ROSC}		1.2	1	V
Current Sense Current Limit Threshold 1 (MOC)a V_{MOC} $I_{SS} = 20 \mu A$ Current Limit Threshold 2 (SOC)b V_{SOC} $I_{SS} = 400 nA$ CS to DL Delay T_D $DL_{(ON)}$ blanking time Pulse Width Modulator Maximum Duty Cyclec D_{MAX} $V_{IN} = 42 V, V_{INDET} = 4.2 V$ Maximum Duty Cycle Asymmetry V_{RDB} $V_{IN} = 42 V, V_{INDET} = 4.2 V$ Oscillator Oscillator Frequencyd F_{OSC} Oscillator Bias Voltage V_{ROSC}	14	15.3	16.2	
Current Limit Threshold 2 (SOC) ^b V_{SOC} $I_{SS} = 400 \text{ nA}$ CS to DL Delay T_D Leading Edge Blanking Period T_{BL} $DL_{(ON)}$ blanking time Pulse Width Modulator Maximum Duty Cycle ^c D_{MAX} $V_{IN} = 42 \text{ V}, V_{INDET} = 4.2 \text{ V}$ Maximum Duty Cycle Asymmetry R_{DB} Voltage V_{RDB} $V_{IN} = 42 \text{ V}, V_{INDET} = 4.2 \text{ V}$ Oscillator Oscillator Frequency ^d F_{OSC} Oscillator Bias Voltage V_{ROSC}				
CS to DL Delay T_D Leading Edge Blanking Period T_{BL} $DL_{(ON)}$ blanking time Pulse Width Modulator Maximum Duty Cycle ^c D_{MAX} $V_{IN} = 42 \text{ V}, V_{INDET} = 4.2 \text{ V}$ Maximum Duty Cycle Asymmetry R_{DB} Voltage V_{RDB} $V_{IN} = 42 \text{ V}, V_{INDET} = 4.2 \text{ V}$ Oscillator Oscillator Frequency ^d F_{OSC} Oscillator Bias Voltage V_{ROSC}	105	130	160	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	165	200	235	mV
Leading Edge Blanking Period T_{BL} $DL_{(ON)}$ blanking time Pulse Width Modulator Maximum Duty Cycle c D_{MAX} $V_{IN} = 42 \text{ V}, V_{INDET} = 4.2 \text{ V}$ Maximum Duty Cycle Asymmetry R_{DB} Voltage V_{RDB} $V_{IN} = 42 \text{ V}, V_{INDET} = 4.2 \text{ V}$ Oscillator Oscillator Frequency d F_{OSC} Oscillator Bias Voltage V_{ROSC}		150	1	
Pulse Width Modulator Maximum Duty Cycle ^c D _{MAX} V _{IN} = 42 V, V _{INDET} = 4.2 V Maximum Duty Cycle Asymmetry R _{DB} Voltage V _{RDB} V _{IN} = 42 V, V _{INDET} = 4.2 V Oscillator Oscillator Frequency ^d F _{OSC} Oscillator Bias Voltage V _{ROSC}		20		ns
Maximum Duty Cycle Asymmetry R _{DB} Voltage V _{RDB} V _{IN} = 42 V, V _{INDET} = 4.2 V Oscillator Oscillator Frequency ^d Fosc Oscillator Bias Voltage V _{ROSC}				
$\begin{tabular}{lllllllllllllllllllllllllllllllllll$		47	50	
$ \begin{array}{c cccc} R_{DB} \ \ V_{RDB} & V_{IN} = 42 \ V, \ V_{INDET} = 4.2 \ V \\ \hline \textbf{Oscillator} \\ \hline \text{Oscillator Frequency}^d & F_{OSC} \\ \hline \text{Oscillator Bias Voltage} & V_{ROSC} \\ \hline \end{array} $		1		- %
Oscillator Oscillator Frequency ^d Fosc Oscillator Bias Voltage V _{ROSC}		2.06	1	V
Oscillator Bias Voltage V _{ROSC}			1	
Oscillator Bias Voltage V _{ROSC}	680	800	920	kHz
		2.36	1	V
Soft Start	<u> </u>			
Soft Start Charging Current I _{SS} V _{SS} = 0	- 26	- 20	- 14	μΑ
SS Ramp Completion Voltage V _{SS}		4.5	1	V
MOC Discharge Current I _{DSS1} CS = V _{MOC}	14	20	26	μΑ
SOC Discharge Current I_{DSS2} $CS = V_{SOC}$	14	400	1	nA
Reset Voltage V _{SSL} CS < V _{MOC}	14	0.25	1	V
Reference	14	1	1	
Output Voltage V _{REF} V _{CC} = 12 V	14			V
Short Circuit Current I _{REFSC} V _{REF} = 0 V	3.2	3.3	3.4	i
Load Regulation $\Delta V_R/\Delta I_R$ 0 mA $\leq I_{LOAD} \leq 2.5$ mA		3.3	3.4	mA



SiP11205 Vishay Siliconix


SPECIFICATIONS						
		Test Conditions Unless Otherwise Specified $T_A = -40 ^{\circ}\text{C to} + 85 ^{\circ}\text{C}, F_{OSC} = 800 \text{kHz}, \\ 10.5 \text{V} \leq \text{V}_{CC} \leq 13.2 \text{V}, \text{V}_{\text{INDET}} = 4.8 \text{V}, \\ \text{V}_{\text{IN}} = 48 \text{V}, R_{\text{DB1}} = 47.5 \text{k}\Omega, R_{\text{DB2}} = 28.7 \text{k}\Omega, \\ \end{array}$		Limits		
Parameter	Symbol	$R_{OSC} = 47.5 \text{ k}\Omega$, $C_{OSC} = 100 \text{ pF}$	Min.	Тур.	Max.	Unit
V _{INDET} Function			•			
V _{INDET} Pin Input Impedance	R _{VINDET}		30	46	70	kΩ
Shutdown Threshold High Voltage	V _{SDH}	V _{INDET} rising, V _{REF} on	0.33	0.58	0.76	
Shutdown Hysteresis Voltage	H _{SD}			0.15		v
Under Voltage OFF Voltage	V _{UVH}	V _{INDET} rising at I _{CC}	3.14	3.3	3.46	V
Under Voltage Hysteresis Voltage	H _{UV}			0.26		
Over Temperature Protection (OT	TP)		•			
Activating Temperature	OTP _{ON}	T _J rising		160		°C
De-Activating Temperature	OTP _{OFF}	T _J falling		145		
High-Side MOSFET Driver (DH O	utput)					
Output High Voltage (differential)	V_{DHH}	Sourcing 10 mA, V _{DH} - V _{BST}	- 0.3			V
Output Low Voltage (differential)	V_{DHL}	Sinking 10 mA, V _{DH} -V _{LX}			0.3	v
Peak Output Sourcing Current	I _{DHH}	V _{CC} = 10.5 V, C _{LOAD} = 3 nF		- 2.2		Α
Peak Output Sinking Current	I _{DHL}	VCC = 10.3 V, OLOAD = 3111		1.6		_ A
Driver Frequency	F _{DH}		340	400	460	kHz
Rise Time	t _{HR}	C _{LOAD} = 3 nF		20		
Fall Time	t _{HF}	C _{LOAD} = 3 nF		20		ns
Boost Pin Current (switching)	I _{BST}	$V_{IX} = 75 \text{ V}, V_{BST} = V_{IX} + V_{CC}$	1.3	2.6	3.9	A
LX Pin Current (switching)	I _{LX}	$\mathbf{v}_{LX} = 75 \mathbf{v}, \mathbf{v}_{BST} = \mathbf{v}_{LX} + \mathbf{v}_{CC}$	- 2.1	- 1.4	- 0.7	mA
LX Pin Leakage Current	I _{LX-LKG}	V _{INDET} = 0 V, V _{LX} = 40 V			10	μΑ
Low-Side MOSFET Driver (DL Ou	itput)					•
Output High Voltage (differential)	V_{DLH}	Sourcing 10 mA, V _{DL} - V _{CC}	- 0.3			V
Output Low Voltage (differential)	V_{DLL}	Sinking 10 mA, V _{DL} - V _{AGND}			0.3	, v
Peak Output Sourcing Current	I _{DLH}	V _{CC} = 10.5 V, C _{LOAD} = 3 nF		- 1.6		Α
Peak Output Sinking Current	I _{DLL}	ACC = 10.3 A, OFOAD = 2.111		1.6		A .
Driver Frequency	F_DL		340	400	460	kHz
Rise Time	t _{LR}	C _{LOAD} = 3 nF		20		no
Fall Time	t _{LF}	C _{LOAD} = 3 nF		20		ns

- a. MOC stands for moderate overcurrent voltage at CS pin.
 b. SOC stands for severe overcurrent voltage at CS pin.
 c. The maximum duty cycle is set by the resistor ratio (R_{DB1}/R_{DB2}) from pin R_{DB} to V_{REF} at minimum V_{IN} = 42 V.
 d. Not tested. Guaranteed by driver frequency test. The driver frequency is half of the oscillator frequency.


VISHAY.

PACKAGE AND PIN CONFIGURATION

MLP44-16 PowerPAK Package



TSSOP-16 PowerPAK Package



Notes:


For MLP44-16 package the bottom pin 1 indicator is connected to EPAD or AGND.

TSSOP-16	MLP44-16	Symbol	Description	
3	1	V _{CC}	Pre-regulator output and supply voltage for internal circuitry	
4	2	COMP	Pre-regulator compensation pin	
5	3	CS	Current sense comparator input	
6	4	AGND	Analog ground (connected to package's exposed pad)	
7	5	V _{REF}	3.3 V reference output and bypass capacitor connection pin	
8	6	R _{OSC}	Oscillator resistor connection	
9	7	C _{OSC}	Oscillator capacitor connection and external frequency sync. connection	
10	8	R _{DB}	Dead time setting resistor connection	
11	9	SS	Soft start capacitor connection	
12	10	PGND	Power ground	
13	11	DL	Primary low-side MOSFET drive signal	
14	12	LX	High-side MOSFET source and transformer connection node	
15	13	DH	Primary high-side MOSFET drive signal	
16	14	BST	Bootstrap voltage pin for the high-side driver	
1	15	V _{INDET}	Shut down/under voltage/enable control pin	
2	16	V _{IN}	High voltage pre-regulator input	


ORDERING INFORMATION					
Part Number	Package	Marking	Temperature		
SiP11205DQP-T1-E3	TSSOP-16	11205	- 40 °C to + 85 °C		
SiP11205DLP-T1-E3	MLP44-16	11205	- 40 C to + 85 C		



TIMING DIAGRAM AND SOFT START DUTY CYCLE CONTROL




HICCUP RESPONSE TO MODERATE OVERCURRENT FAULTS




Over current protection operation showing reduction in duty cycle down to the hiccup trigger point. SS continues to discharge down to 250 mV (400 nA $I_{DISCHARGE}$), and then will recharge at 20 μ A.

VISHAY.

FEED-FORWARD FUNCTION DIAGRAM



CIRCUIT FOR FREQUENCY SYNCHRONIZATION



DETAILED OPERATIONAL DESCRIPTION

Start Up

The controller supply (V_{CC}) is linearly regulated up to its target voltage V_{REG} by the on chip pre-regulator circuit. During power up with V_{INDET} ramping up from GND, the V_{CC} capacitor minimum charge current is 20 mA and the pre-regulator voltage is typically 9.3 V. As V_{INDET} exceeds V_{REF}, the DL/DH outputs are capable of driving 3 nF MOSFET gate capacitances and hence the pre-regulator load regulation can easily handle 120 µA to 20 mA load step with a typical load regulation of 1 %. Startup current into the external V_{CC} capacitor is limited to typically 20 mA by the internal N-Channel DMOS in the pre-regulator unless an external power source is connected to V_{CC} pin. This source may be a DC supply or from external VIN by connecting a PNP pass transistor between V_{IN} and V_{CC} . The V_{CC} pin is protected by a 20 mA clamp when this pin exceeds 14.5 V. The clamp turns on when V_{CC} is between 14.5 and 16 V. When V_{CC} exceeds the UVLO voltage (UVLO_H) a soft start cycle of the switch mode supply is initiated. The V_{CC} supply continues to be charged by the pre-regulator until V_{CC} equals V_{REG}. During this period, between UVLO_H and V_{REG}, excessive load may result in V_{CC} falling below UVLO_H and

stopping switch mode operation. This situation is avoided by the hysteresis between $\rm V_{REG}$ and UVLO Off-Threshold level $\rm UVLO_L$.

PWM Operation

During startup, DL always turns on before DH and both switch on and off at half the oscillator frequency. The SS comparator compares the SS ramp with the oscillator ramp hence the duty cycle increases as V_{SS} increases. When SS ramp reaches a voltage that equals to R_{DB} voltage, the PWM comparator, which compares R_{DB} voltage to the oscillator ramp, takes over and the maximum duty cycle is now set by the oscillator ramp and R_{DB} voltage. Refer to "Timing diagram and soft start duty cycle control" graph for better understanding. After soft start completion the duty cycle is modulated by the feed-forward voltage $V_{FF} = V_{ROSC} = V_{INDET}/2$. Since the oscillator frequency is fixed, the ramp amplitude must increase to reduce the duty cycle set by R_{DB} . Mathematically, the total duty cycle is determined by the following formula:

 $D_{TOTAL} = V_{RDB}/(V_{INDET}/2) = 2 \times V_{REF} \times R_{DB1}/(R_{DB1} + R_{DB2})/V_{INDET}$





And the duty cycle on DL or DH will then be approximately half of D_{TOTAL} . Please note that due to oscillator comparator overshoot the exact duty cycle calculated using above formula may be slightly different. To better understand the PWM operation during start up refer to "Timing Diagram and Soft Start Duty Cycle Control" graph, for PWM operation after start up see "Feed-Forward Function Diagram".

For each specific application the R_{DB1}/R_{DB2} ratio must be chosen to provide maximum duty cycle with appropriate dead time at minimum supply voltage. The voltage at R_{DB} pin that corresponds to maximum duty cycle at minimum input voltage can be determined by applying a precise voltage source on this pin for the dead time required. The SiP11205 has a stable 3.3 V reference with 3 % temperature accuracy, so a typical 3 % duty variation and 1 % DL/DH matching can be achieved. There will be 0.75 % duty reduction for each 1 V increase in the V_{IN} supply range. For better system efficiency it is recommended that the input voltage range be limited to 42 V to 55 V.

Soft Start

The soft start circuit plays an important role in protecting the controller. At startup it prevents high in-rush current. During a normal start-up sequence (V_{CS} < V_{MOC}. V_{CS} is the voltage at CS pin), or following any event that would cause a hiccup-and-soft-start sequence, C_{SS} will be charged from about 0 V to a final voltage of 2 V_{BE} + V_{INDET}/2 at a 20 μ A rate. As the voltage on the C_{SS} rises towards the final voltage, the maximum permitted DL and DH duty cycles will increase from 0 % to a maximum defined by the R_{DB} resistor divider.

When a mild fault condition is detected (V_{CS} = V_{MOC}), C_{SS} goes into a hiccup mode until fault condition is removed. The hiccup is activated when C_{SS} discharges to 0.85 V_{SS} at 20 μA and subsequently at 0.4 μA until the fault condition is removed. Refer to "Fault Conditions and Responses" for details.

Fault Conditions and Responses

The faults that can cause a hiccup-and-retry cycle are moderate over-current (MOC), severe over-current (SOC), chip level UVLO, system level UVLO, and over temperature protection (OTP).

Prior to detailing the various fault conditions and responses, some definitions are given:

- A complete switching period, T, consists of two oscillator cycles T_{DL} and T_{DH}.
- 2. T_{DL} (T_{DH}) is the oscillator cycle during which the DL (DH) output is in the high state.
- 3. T is defined as starting at the beginning of $T_{\rm DL}$, and terminating at the end of $T_{\rm DH}$.

Response to MOC Faults (V_{MOC} < V_{CS} < V_{SOC}):

Once SiP11205 has completed a normal soft-start cycle, V_{SS} will be clamped at the final voltage, allowing the maximum possible duty cycle on DL and DH.

If an MOC fault occurs following the start-up (due to a condition such as an excessive load on the converter's output), SiP11205 will respond by gradually reducing the available maximum duty cycle of its DL and DH outputs each to be equal to approximately 42 % of their possible 47 % maximum values. This is before any effects of deadtime introduced by R_{DB} are added in. This reduction in available maximum duty cycle is achieved by reducing the voltage on the SS pin to 4 V, as follows:

- 1. If $V_{MOC} < V_{CS} < V_{SOC}$ at any time during T_{DL} , a current of 20 μA will be drawn out of the SS pin until the beginning of the next T_{DL} .
- 2. If the voltage on the SS pin remains above the value that would allow an available maximum DL and DH duty cycle of 42 %, SiP11205 will continue operating.
- If the voltage on the SS pin goes below the value that would allow an available maximum DL and DH duty cycle of 42 %, a hiccup interval is started, during which both DL and DH are held in their low states.
- The SS pin is discharged towards 0 V by a 400 nA sink current.
- The hiccup interval is terminated when the SS pin is discharged to 0.25 V.

After the above actions have been taken switching on the DL and DH outputs will then resume with a normal soft-start cycle.

Response to MOC faults is enabled after the successful completion of any normal soft-start cycle.

Response to SOC Faults ($V_{CS} > V_{SOC}$):

This is an immediate, single-cycle response over current shutdown, followed by a hiccup delay and a normal soft-start cycle. Since this is a gross fault protection mechanism, its triggering mechanism is asynchronous to the timing of T_{DL} and T_{DH} .

- If V_{CS} > V_{SOC}, a hiccup interval is started, during which both DL and DH are held in their low states.
- The SS pin is discharged towards 0 V by a 400 nA sink current.
- The hiccup interval is terminated when the SS pin is discharged to 0.25 V.
- Switching on the DL and DH outputs will then resume with a normal soft-start cycle.

Severe over current response is enabled at all times, including the initial ramp-up period of the soft-start pin. This allows SiP11205 to provide rapid fault protection for the converter's power train.

Immediate Response to UVLO Faults:

The under voltage protection conditions at converter-level (V_{INDET} pin UVLO) and chip-level (V_{CC} UVLO) will immediately trigger a shutdown-and-retry SS response, with the restart requirements being that:

- 1. The SS pin has been discharged at a 20 μA rate to the 0.25 V level.
- The affected supply has recovered to its turn-on threshold.

Once these conditions are met, switching will resume with a normal soft-start cycle. Response to UVLO faults is enabled at all times, including the initial ramp-up period of the softstart pin.

Immediate Response to an OTP Condition:

Failure of the application circuit to provide an external voltage to the V_{CC} pin above the V_{REG} level may result in an OTP condition ($T_J > OTP_{ON}$). Other conditions, such as excessive ambient temperature or, where applicable, failure of airflow over the DC-DC converter circuit, can also trigger an OTP condition. An OTP condition will immediately trigger a shutdown-and-retry soft start response, with the restart requirements being that:

- The SS pin has been discharged at a 20 μA rate to the 0.25 V level.
- The chip junction temperature has fallen below the lower OTP threshold.

Once these conditions are met, switching will resume with a normal soft-start cycle. Response to the OTP condition is enabled at all times, including the initial ramp-up period of the soft-start pin.

Reference

The reference voltage of SiP11205 is set at 3.3 V at V_{REF} pin. This pin should be decoupled externally with a 0.1 μ F to 1 μ F capacitor to GND. Up to 5 mA may be drawn internally from this reference to power external circuits. Note that if the V_{INDET} pin is pulled below 0.55 V (typical), the reference will be turned off, and SiP11205 will enter a low-power "standby" mode. During startup or when V_{REF} is accidentally shorted to ground, this pin has internal short circuit protection limiting the source current to 50 mA. V_{REF} load regulation for 5 mA step is typically 0.45 %.

Oscillator

The oscillator is designed to operate from 200 kHz to 1 MHz with temperature stability within 15 %. This operating frequency range allows the converter to minimize the inductor and capacitor size, improving the power density of the converter. The oscillator frequency, and therefore the switching frequency, is programmable by the value of resistor and capacitor connected to the $R_{\rm OSC}$ and $R_{\rm OSC}$ pins respectively. Note that the switching frequency at pins DL and DH is half of the oscillator frequency, i.e., the DL output



will be active during one oscillator cycle, and the DH during the next oscillator cycle.

The feed-forward voltage appears at pin R_{OSC} and equals to $V_{INDET}/2$. This voltage sets the peak voltage of the oscillator waveform. Therefore the higher input voltage the higher $V_{INDET}/2$ and the higher oscillator peak voltage. The pulse width of the drive signals DL and DH is then generated by comparing the voltage at R_{DB} pin with the oscillator output saw tooth. The voltage at R_{DB} pin is fixed so the higher input voltage the narrower DL/DH pulse width and the lower the duty cycle. (See Feed-forward Function Diagram.)

VINDET

The V_{INDET} pin controls several modes of operation and the modes of operation are controlled by shutdown (V_{SD}) and under voltage (V_{UV}) comparators (see block diagram). When the IC is powered solely by V_{IN} and V_{INDET} is less than V_{SDH} due to some external reset condition the pre-regulator is in low power standby mode and the internal bias network is powered down. When V_{INDET} is greater than V_{SDH} but less than V_{REF} and V_{CC} is forced to 12 V the pre-regulator shuts off drawing only leakage current from V_{IN} and quiescent current from V_{CC} . In this mode the controller output drivers remains static (non-switching). When V_{INDET} is above V_{REF} the controller is enabled and both drivers are switching at half the oscillator frequency. If SiP11205 is shut down via this pin, its restart will be by means of a soft-start cycle, as described under "Soft Start" and "Hiccup-Mode Operation" above.

The input impedance to ground of this pin is typically $46K \pm 30$ % and must be taken into account when designing the feed-forward compensation. An external 10:1 resistor divider ratio of supply voltage to V_{INDET} pin is required in a typical application.

Primary Side MOSFET Drivers

The low-side MOSFET driver is powered directly from V_{CC} of the chip. The high-side MOSFET however requires the gate voltage to be higher than V_{IN} . This is achieved with a charge pump capacitor C_{BST} between BST and LX, and an external diode to charge and bootstrap the initial charge up voltage across C_{BST} to V_{CC} level. On the alternate oscillator cycle the boost diode isolates BST from V_{IN} and hence BST and LX steps up to $V_{IN} + V_{CC}$ and V_{IN} , respectively. This sequencing insures that DL will always turn on before DH during start-up. The boost capacitor value must be chosen to meet the application droop rate requirement.


External Frequency Synchronization

The oscillator frequency of this IC can be synchronized to an external source with a simple circuit shown in "Circuit for Frequency Synchronization" diagram. The synchronized frequency should not exceed 1.4 times the set frequency, and the synchronized frequency range should not exceed the IC frequency range.







TYPICAL CHARACTERISTICS




V_{REG} vs. Temperature




V_{UV} vs. Temperature




V_{SD} vs. Temperature



IVIN VS. Temperature




I_{CC} and I_Q vs. Temperature




I_{SD} vs. Temperature

VISHAY.


TYPICAL CHARACTERISTICS



UVLO vs. Temperature




I_{DSS1} vs. Temperature




6.0 5.5 7.5 V 5.0 4.5 Vss (V) 4.8 V 4.0 3.5 3.0 **VINDET** = 3.6 **V** 2.5 2.0 - 40 - 15 10 60 135 Temperature (°C)

V_{SS} vs. Temperature




I_{SS} vs. Temperature




 I_{VINSD} vs. Temperature




TYPICAL CHARACTERISTICS




DL R_{DSN} vs. Temperature




DH R_{DSN} vs. Temperature




F_{DL}/F_{DH} vs. Temperature



DL R_{DSP} vs. Temperature




 $\ \, {\rm DH} \,\, {\rm R}_{\rm DSP} \,\, {\rm vs.} \,\, {\rm Temperature} \\$




V_{REF} vs. Temperature

VISHAY.


TYPICAL CHARACTERISTICS





 V_{RDB} vs. V_{IN}




V_{RDB} Temperature Coefficient







V_{RDB} Temperature Coefficient




Duty vs. Temperature






TYPICAL CHARACTERISTICS




R_{VINDET} vs. Temperature



225 200 V_{SOC} 175 Vcs (mV) 150 V_{MOC} 125 100 - 40 - 15 10 35 60 85 135 110 Temperature (°C)


V_{CS} vs. Temperature





Efficiency vs. Current


VISHAY

TYPICAL WAVEFORMS










Primary Drive Signal DL vs. Inductor Voltage


Hiccup when Output Shorted

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?69233.





POWER IC THERMALLY ENHANCED PowerPAK® TSSOP: 14/16-LEAD







TOP VIEW









Document Number: 72778 www.vishay.com 31-Mar-05 1 of 2



POWER IC THERMALLY ENHANCED PowerPAK® TSSOP: 14/16-LEAD

	МІ	LLIMETE	RS	INCHES*			
Dim	Min	Nom	Max	Min	Nom	Max	
Α	-	-	1.20	-	-	0.0472	
A ₁	0.025	-	0.100	0.001	-	0.0039	
A ₂	0.80	0.90	1.05	0.0315	0.0354	0.0413	
b	0.19	-	0.30	0.0075	-	0.0118	
b1	0.19	0.22	0.25	0.0075	0.0087	0.0098	
С	0.09	-	0.20	0.0035	-	0.0079	
с1	0.09	-	0.16	0.0035	-	0.0063	
D	4.9	5.0	5.1	0.1929	0.1968	0.2008	
е		0.65 BSC			0.0256 BSC		
Е	6.2	6.4	6.6	0.2441	0.2520	0.2598	
E ₁	4.3	4.4	4.5	0.1693	0.1732	0.1772	
L	0.45	0.60	0.75	0.0177	0.0236	0.0295	
L1		1.0 REF		0.0394 REF			
R	0.09	-	-	0.0035	-	-	
R1	0.09	-	-	0.0035	-	-	
θ1	0	-	0	0	-	0	
N (14)		14		14			
N (16)		16		16			
Х	2.95	3.0	3.05	0.116	0.118	0.120	
Y (14)	3.15	3.2	3.25	0.124	0.126	0.128	
Y (16)	2.95	3.0	3.05	0.116	0.118	0.120	
aaa		0.10		0.0039			
bbb		0.10		0.0039			
ccc		0.05			0.0020		
ddd		0.20			0.0079		
ECN: S-50 DWG: 59)568—Rev. E 13	, 04-Apr-05					

*Dimensions are in mm converted to inches.

NOTES:


- 1. All dimensions are in millimeters (angles in degrees).
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- 2 Dimension "D" does not include mold flash, protrusions or gate burrs.
- 4. Dimension "E1" does not include internal flash or protrusion.
- $\sqrt{5}$ Dimension "b" does not include Dambar protrusion.
- 6. "N" is the maximum number of lead terminal positions for the specified package length.
- ↑ Datums and to be determined at datum plane .
- 8 Dimensions "D" and "E1" are to be determined at datum plane \overline{H} .
- 9. Cross section B-B to be determined at 0.10 to 0.25 mm from the lead tip.
 - 10. Refer to JEDEC MO-153, Issue C., Variation ABT.
 - 11. Exposed pad will depend on the pad size of the L/F.


www.vishay.com Document Number: 72778 2 of 2 31-Mar-05




PowerPAK® MLP44-16 (POWER IC ONLY)

JEDEC Part Number: MO-220








Document Number: 72802 www.vishay.com
16-May-05 township to the state of the state

Package Information

Vishay Siliconix



JEDEC Part Number: MO-220



	MII	LLIMETEF	RS*		INCHES		
Dim	Min	Nom	Max	Min	Nom	Max	Notes
Α	0.80	0.90	1.00	0.0315	0.0354	0.0394	
A1	0	0.02	0.05	0	0.0008	0.0020	
A3	-	0.20 Ref	_	-	0.0079	-	
AA	-	0.345	_	-	0.0136	_	
aaa	-	0.15	_	-	0.0059	-	
BB	-	0.345	-	-	0.0136	-	
b	0.25	0.30	0.35	0.0098	0.0118	0.138	5
bbb	-	0.10	-	-	0.0039	-	
CC	-	0.18	_	-	0.0071	-	
CCC	-	0.10	-	-	0.0039	-	
D	4.00 BSC				0.1575 BSC		
D2	2.55	2.7	2.8	0.1004	0.1063	0.1102	
DD	-	0.18	-	-	0.0071	-	
Е		4.00 BSC			0.1575 BSC		
E2	2.55	2.7	2.8	0.1004	0.1063	0.1102	
е		0.65 BSC		0.0256 BSC			
L	0.3	0.4	0.5	0.0118	0.0157	0.0197	
N		16		16			3, 7
ND	-	4	-	-	4	-	6
NE	-	4	-	-	4	-	6
r	b(min)/2	_	_	b(min)/2	_	_	

^{*} Use millimeters as the primary measurement.

ECN: S-50794—Rev. B, 16-May-05 DWG: 5905

NOTES:

- Dimensioning and tolerancing conform to ASME Y14.5M-1994.
- All dimensions are in millimeters. All angels are in degrees.
- 3. N is the total number of terminals.

The terminal #1 identifier and terminal numbering convention shall conform to JESD 95-1 SPP-012. Details of terminal #1 identifier are optional, but must be located within the zone indicated. The terminal #1 identifier may be either a molded or marked feature. The X and Y dimension will vary according to lead counts.

5. Dimension b applies to metallized terminal and is measured between 0.25 mm and 0.30 mm from the terminal tip.

 $\sqrt{6.}$ ND and NE refer to the number of terminals on the D and E side respectively.

Depopulation is possible in a symmetrical fashion.

 $\sqrt{8}$ Variation HHD is shown for illustration only.

9. Coplanarity applies to the exposed heat sink slug as well as the terminals.

Document Number: 72802 www.vishay.com 16-May-05





Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk and agree to fully indemnify and hold Vishay and its distributors harmless from and against any and all claims, liabilities, expenses and damages arising or resulting in connection with such use or sale, including attorneys fees, even if such claim alleges that Vishay or its distributor was negligent regarding the design or manufacture of the part. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Document Number: 91000 www.vishay.com Revision: 11-Mar-11