Philips Semiconductors Microcontroller Products

CMOS single-chip 8-bit microcontroller

Transmittery operation

83C576/87C576

DESCRIPTION

The Philips 83C576/87C576 is a high-performance microcontroller fabricated with Philips high-density CMOS technology. The Philips CMOS technology combines the high speed and density characteristics of HMOS with the low power attributes of CMOS. Philips epitaxial substrate minimizes latch-up sensitivity.


The 8XC576 contains an 8k × 8 ROM (83C576) EPROM (87C576), a 256 × 8 RAM, 32 I/O lines, three 16-bit counter/timers, a Programmable Counter Array (PCA), a 10-bit, 6 channel A/D, 2 PWM outputs, an 8-bit UPI interface, a fifteen-source, two-priority level nested interrupt structure, an enhanced UART, four analog comparators, power-fail detect and oscillator fail detect circuits, and on-chip oscillator and clock circuits.

In addition, the 8XC576 has a low active reset, and the port pins are reset to a low level. There is also a fully configurable watchdog timer, and internal power on clear circuit. The part includes idle mode and power-down mode states for reduced power consumption.

FEATURES

- 80C51 based architecture
 - 8k × 8 ROM (83C576)
 - 8k × 8 EPROM (87C576)
 - 256 × 8 RAM
 - 10-bit, 6 channel A/D
- Three 16-bit counter/timers
- 2 PWM outputs
- Programmable Counter Array
- Universal Peripheral Interface
- Enhanced UART
- Oscillator fail detect
- Low active reset
- Asynchronous low port reset
- Schmitt trigger inputs
- 4 analog comparators
- Watchdog timer
- Low V_{CC} detect
- Memory addressing capability
- 64k ROM and 64k RAM
- Power control modes:
 - Idle mode
 - Power-down mode
- CMOS and TTL compatible
- 4.0 to 16MHz
- Extended temperature ranges
- OTP package available
- EPROM/OTP versions can be programmed in circuit
- Software Reset
- 15 source, 2 level interrupt structure

PIN CONFIGURATIONS



ORDERING INFORMATION


ROM	ROM EPROM ¹		TEMPERATURE RANGE °C AND PACKAGE	FREQ (MHz)	DRAWING NUMBER	
P83C576EBPN P87C576EBPN		ОТР	0 to +70, 40-Pin Plastic Dual In-line Package	16	0415C	
P83C576EBAA P87C576EBAA		ОТР	0 to +70, 44-Pin Plastic Leaded Chip Carrier	16	0403G	
	P87C576EBFFA	UV	0 to +70, 40-Pin Ceramic Dual In-line Package	16	0590B	
	P87C576EBLKA	UV	0 to +70, 44-Pin Ceramic Leaded Chip Carrier	16	1472A	
P83C576EHPN	P87C576EHPN	ОТР	-40 to +125, 40-Pin Plastic Dual In-line Package	16	0415C	
P83C576EHAA	P87C576EHAA	ОТР	-40 to +125, 44-Pin Plastic Leaded Chip Carrier	16	0403G	
-	P87C576EHFFA	UV	-40 to +125, 40-Pin Ceramic Dual In-line Package	16	0590B	
P87C576EHLKA UV		UV	-40 to +125, 44-Pin Ceramic Leaded Chip Carrier	16	1472A	
P83C576EBBB P87C576EBBB OTP		OTP	0 to +70, 44-Pin Plastic Quad Flat Pack	16	1118D	

NOTE:


OTP - One Time Programmable EPROM. UV - Erasable EPROM

83C576/87C576


CERAMIC AND PLASTIC LEADED CHIP CARRIER PIN FUNCTIONS



PLASTIC QUAD FLAT PACK PIN FUNCTIONS




LOGIC SYMBOL



83C576/87C576

BLOCK DIAGRAM



Philips Semiconductors Microcontroller Products

CMOS single-chip 8-bit microcontroller

83C576/87C576

PIN DESCRIPTIONS

	PIN	NUMB	ER			
MNEMONIC	DIP	LCC	QFP	TYPE	IAME AND FUNCTION	
V _{SS}	20	22	16	ı	Ground: 0V reference.	
Vcc	40	44	38	ı	Power Supply: This is the power supply voltage operation.	e for normal, idle, and power-down
P0.0-0.7	39-32	43-36	37-30	1/0	Port 0: Port 0 is an open-drain bidirectional I/O (ddress and data bus during accesses to extern application, it uses strong internal pull-ups when bytes during EPROM programming and outputs external pull-ups are required during program validowns are turned on asynchronously, and the output modes selected on a per bit basis by worms.	al program and data memory. In this emitting 1s. Port 0 also receives code code bytes during program verification. erification. During reset, the port 0 e port register is loaded with 0's. Port 0 has
					POMOD.x POOE.x Mode Description 0 0 Open drain (defait 0 1 Weak pullup. See 1 0 High impedance. 1 1 Push-pull. See No	ult). See Note 1. Note 2. See Note 3.
					Port 0 is also the data I/O port for the Universal mabled, the port 0 drivers are normally disabled in CS, WR, RD, and A. Output is push-pull whe	I. Input/Output through P0 is controlled by
P1.0-P1.5	3-8	5-9	42-44 1-3	I/O	Port 1: Port 1 is an 8-bit bidirectional I/O port. P during program memory verification and EPRON configured as a high impedance analog input po vriting 1's to the P1OE (port 1 output enable) re prevent digital outputs from switching while an A also serve alternate functions as follows:	A programming. During reset, port 1 is ort. Digital push-pull outputs are enabled by gister. The programmer must take care to
	1	2	40	1	+V _{REF} /AV _{CC}	
	2	3	41		-V _{REF} /AV _{SS}	
	3	4	42	1/0	P1.0/ADINO	
	4 5	5 6	43 44	1/0	P1.1/ADIN1	
1	6	7	44	1/O 1/O	P1.2/ADIN2 P1.3/ADIN3	
	7	8	l ż	1/0	P1.4/ADIN4	
	8	و ا	3	1/0	P1.5/ADIN5	
P2.0-P2.7	21-28	24-31	18-25	1/0	Port 2: Port 2 is an 8-bit bidirectional I/O port wingh-order address byte during accesses to extended to the second of the port 2 receives the high-order address of the port programming. During reset, the port 2 has the port register is loaded with 0's. Port 2 has the selected of a per bit basis by writing to P2MA and	ernal program and data memory that use cation, it uses strong internal pull-ups when eass byte during program verification and pulldowns are turned on synchronously, and e following output modes which can be
					P2M1 P2M2 Mode Description 0 0 Open drain (defa 0 1 Weak pullup. See 1 0 High impedance. 1 1 Push-pull. See N	ult). See Note 1. e Note 2. See Note 3.
	21	24	18		Port 2 pins serve alternate functions as follows: P2.0 CEX0 PCA module 0 external CMP0 comparator 0 output	1/0
	22	25	19		P2.1 CEX1 PCA module 1 external	1/0
	23	26	20		P2.2 CEX2 PCA module 2 external CMP2 comparator 2 output	<i>N</i> O .
	24	27	21		P2.3 CEX3 PCA module 3 external	1/0
1	25	28	22		CMP3 comparator 3 output P2.4 T2EX timer 2 capture input	
1	26	29	23		P2.5 T2 timer 2 external I/O	
	27	30	24		P2.6 CEX4 PCA module 4 external	
	28	31	25		PWM0 Pulse width modulator 0 P2.7 ECI PCA count input PWM1 Pulse width modulator 1	

83C576/87C576

PIN DESCRIPTIONS (Continued)

	PIN NUMBER DIP LCC QFP						
P3.0-P3.7 10-	"• L	LCC	QFP	TYPE	NAME AND	FUNCTIO	N
	-17	11, 13-19	5, 7-13	1/0	that have 1s pulled low (s while transn when output two levels b asynchrono have Schmi	written to see DC Ele nitting seria tting a 1 lev y the writin usly driven tt trigger in Port 3 has t	it bidirectional I/O port with internal pull-ups. Port 3 pins except P3.1 them can be used as inputs but will source current when externally ctrical Characteristics: I _{IL}). P3.1 will be a high impedance pin except I data, in which case the strong pull-up will remain on continuously rel. The P3.1 output drive level when transmitting can be set to one of g to the P3.1 register bit. During reset all pins (except P3.1) will be low and will remain low until written to by software. All port 3 pins puts with 200mV hysteresis, except P3.2 and P3.3, which have 50mV the following output modes which can be selected on a per bit basis P3M2:
					P3M1 0 0 1 1	P3M2 0 1 0 1	Mode Description Open drain. See Note 1. Weak pullup (default). See Note 2. High impedance. See Note 3. Push-pull. See Note 4.
1	- 1				Port 3 pins :	serve alterr	nate functions as follows:
1	10	11	5	1	P3.0	RxD	Serial receive port
1	11	13	7	0	P3.1	TxĐ	Serial transmit port (enabled only when transmitting serial data)
1	12	14	8	١ ١	P3.2	INTO	External interrupt 0
1	13	15	9		P3.3	INT1 CMP3+	External interrupt 1 Comparator 3 positive input
1	14	16	10	1	P3.4	T0 CMP1+	Timer/counter 0 input Comparator 1 positive input
1	15	17	11	'	P3.5	T1 CMPR	Timer/counter 1 input Common reference to comparators 1, 2, 3
1	16	18	12	0	P3.6	WR CMP0+	External data memory write strobe Comparator 0 positive input
1	17	19	13	0	P3.7	RD CMP0-	External data memory read strobe Comparator 0 negative input
RST	9	10	4		pin must be internal reg an external	held low w isters. An ir capacitor t	in asynchronously resets all port pins to a low state except P3.1. The vith the oscillator running for 24 oscillator cycles to initialize the oternal diffused resistor to V_{CC} permits a power on reset using only to V_{SS} . RST has a Schmitt trigger input stage to provide additional slow rising input voltage.
ALE/PROG 3	30	33	27	I/O	address du constant ra Note that or switched of	ring an acc te of 1/6 the ne ALE pul f if the bit 0	e/Program Pulse: Output pulse for latching the low byte of the ess to external memory. In normal operation, ALE is emitted at a e oscillator frequency, and can be used for external timing or clocking, se is skipped during each access to external data memory. ALE is in the AUXR register (8EH) is set. This pin is also the program pulse PROM programming.
PSEN 2	29	32	26	0	executing c cycle, exce	ode from the pt that two	le: The read strobe to external program memory. When the device is the external program memory, PSEN is activated twice each machine PSEN activations are skipped during each access to external data activated during fetches from internal program memory.
EA/V _{PP} 3	31	35	29	ı	to enable the 1FFFH. If Exprogram co	ne device to A is held hounter conta	ble/Programming Supply Voltage: EA must be externally held low of fetch code from external program memory locations 0000H to igh, the device executes from internal program memory unless the ains an address greater than 1FFFH. This pin also receives the supply voltage (V _{PP}) during EPROM programming.
XTAL1 1	19	21	15	1	Crystal 1: circuits.	Input to the	inverting oscillator amplifier and input to the internal clock generator
XTAL2 1	18	20	14	0	1	Output from	n the inverting oscillator amplifier.

NOTES:

- 1. When Open Drain mode is selected, ports 0 and 2 have weak pulldowns to guarantee positive leakage current (see DC electrical characteristic IIH).
- 2. When Weak Pullup mode is selected, ports bits that have 1's written to them can be used as inputs but will source current when externally pulled low (see DC electrical characteristic I_{IL}).
- 3. When High Impedance mode is selected, all pullups and pulldowns are turned off. The only current sourced or sunk by the pin is the parasitic leakage current (see DC electrical characteristic l_{L2} or l_{LC}, as applicable.

 4. When Push-Pull mode is selected, strong pullups are on continuously when emitting 1's (see DC electrical characteristic V_{OH}).

Preliminary specification

CMOS single-chip 8-bit microcontroller

Table 1. 87C576 Special Function Registers

SYMBOL	DESCRIPTION	DIRECT ADDRESS	BIT A MSB	DDRESS,	SYMBOL	., OR ALT	ERNATIVI	E PORT I	UNCTIO	N LSB	RESET VALUE
ACC*	Accumulator	EOH	E7	E6	E5	E4	E3	E2	E1	E0	00H
ADC0H	A/D Channel 0 MSB	AAH									00H
ADC1H	A/D Channel 1 MSB	ABH	Ì								00H
ADC2H	A/D Channel 2 MSB	ACH	1								00H
ADC3H	A/D Channel 3 MSB	ADH									00H
ADC4H	A/D Channel 4 MSB	AEH	1								00H
ADC5H	A/D Channel 5 MSB	AFH									00H
ADC0L	A/D Channel 0 2-LSBits	9AH									00H
ADC1L	A/D Channel 1 2-LSBits	9BH									00H
ADC2L	A/D Channel 2 2-LSBits	9CH									00H
ADC3L	A/D Channel 3 2-LSBits	9CH									00H
ADC4L	A/D Channel 4 2-LSBits	9EH									00Н
ADC5L	A/D Channel 5 2-LSBits	9FH									00H
ADCON	A/D Control	В1Н	ADF	ADCE	AD8M	AMOD1	AMOD0	ASCA2	ASCA1	ASCA0	00Н
ADCS	A/D Channel Select	B2H									00Н
AUXR#	Auxiliary	8EH		_	_	_	RST	_	LO	AO	xxxxxx00B
В*	B register	FOH	F7	F6	F5	F4	F3	F2	F1	F0	00H
CCAP0H#	Module 0 Capture High	FAH									xxxxxxxxB
CCAP1H#	Module 1 Capture High	FBH									xxxxxxxxxB
CCAP2H#	Module 2 Capture High	FCH	:								xxxxxxxxx
CCAP3H#	Module 3 Capture High	FDH									xxxxxxxxB
CCAP4H#	Module 4 Capture High	FEH	1								XXXXXXXXXB
CCAP0L#	Module 0 Capture Low	EAH	}								xxxxxxxB
CCAP1L#	Module 1 Capture Low	EBH									xxxxxxxxB
CCAP2L#	Module 2 Capture Low	ECH									xxxxxxxxB
CCAP3L#	Module 3 Capture Low	EDH									XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
CCAP4L#	Module 4 Capture Low	EEH									xxxxxxxxB
CCAPM0#	Module 0 Mode	DAH	-	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	×00000000B
CCAPM1#	Module 1 Mode	DBH	_	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	x0000000B
CCAPM2#	Module 2 Mode	DCH		ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	x0000000B
ССАРМЗ#	Module 3 Mode	DDH		ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	x0000000E
CCAPM4#	Module 4 Mode	DEH		ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	×0000000E
			DF	DE	DD	DC	DB	DA	D9	D8	
CCON*#	PCA Counter Control	D8H	CF	CR	_	CCF4	CCF3	CCF2	CCF1	CCF0	00x00000E
CH#	PCA Counter High	F9H								•	00H
CL#	PCA Counter Low	E9H	<u></u>								00H
CMOD#	PCA Counter Mode	D9H	CIDL	WDTE	-	L -		CPS1	CPS0	ECF	00xxx000E
-		1	EF	EE	ED	EC	EB	EA	E9	E8	
CMP*#	Comparator	E8H	EC3DP	EC2DP	EC1DP	EC0DP	C3RO	C2RO	C1RO	CORO	00Н
CMPE#	Comparator Enable	91H	EC3TDC	EC2TDC	EC1TDC	EC0TDC	EC3OD	EC2OD	EC10D	EC0OD	00Н
DPTR:	Data Pointer (2 bytes)										
DPH	Data Pointer High	83H					-				00Н
DPL	Data Pointer Low	82H									00H

SFRs are bit addressable.

[#] SFRs are modified from or added to the 80C51 SFRs.

87C576 Special Function Registers (Continued) Table 1.

SYMBOL	DESCRIPTION	DIRECT ADDRESS	BIT A	ADDRESS	, SYMBO	L, OR ALT	TERNATIV	E PORT	FUNCTIO	N LSB	RESET VALUE
			AF	AE	AD	AC	AB	AA	A9	A8	
IE*	Interrupt Enable	A8H	EA	EC	ET2	ES	ET1	EX1	ET0	EX0	00H
			BF	BE	BD	BC	BB	BA	B9	B8	
IP*	Interrupt Priority	в 8Н	_	PPC	PT2	PS	PT1	PX1	PT0	PX0	x0000000B
			87	86	85	84	83	82	81	80	
P0*	Port 0	80H	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	00H
			97	96	95	94	93	92	91	90	
P1*	Port 1	90H	CEX4	CEX3	CEX2	CEX1	CEX0	EXI	T2EX	T2	00Н
			A7	A6	A5	A4	A3	A2	A1	A0	
P2*	Port 2	АОН	AD15	AD14	AD13	AD12	AD11	AD10	AD9	AD8	00Н
			B7	B6	B5	B4	В3	B2	B1	В0	
P3*	Port 3	вон	RD	WR	T1	то	INT1	INTO	TxD	RxD	00Н
P0M1 P0M2 P1M1 P1M2 P2M1 P2M2 P3M1 P3M2	Port 0 Output Mode 1 Port 0 Output Mode 2 Port 1 Output Mode 1 Port 1 Output Mode 2 Port 2 Output Mode 1 Port 2 Output Mode 2 Port 3 Output Mode 1 Port 3 Output Mode 2	84H 85H 94H 95H A4H A5H B4H B5H									00H 00H FFH 00H 00H FFH 00H
PCON	Power Control	87H	SMOD1	SMOD0	OSF ¹	POF ¹	LVF ¹	WDT0F	PD	IDL	00xxx000B
			D7	D6	D5	D4	D3	D2	D1	D0	
PSW*	Program Status Word	DOH	CY	AC	F0	RS1	RS0	ΟV	_	Р	00H
PWCON PWMP PWM0 PWM1 RACAP2H# RACAP2L#	PWM Control PWM Prescaler PWM Register 0 PWM Register 1 Timer 2 Capture High Timer 2 Capture Low	BCH BDH BEH BFH CBH CAH									00H 00H 00H 00H 00H
SADDR#	Slave Address	A9H									00Н
SADEN#	Slave Address Mask	ВЭН									00H
SBUF	Serial Data Buffer	99H	9F	9E	9D	9C	9B	9A	99	98	xxxxxxxxB
SCON*	Serial Control	98H	SMO	SM1	SM2	REN	TB8	RB8	TI	RI	00Н
SP	Stack Pointer	81H	3,410	L SIVIT	SIVIE	Lucia	1 20	I HD0	<u> </u>	1 71	07H
.	CIGOR FORRES	"'"	8F	8E	8D	8C	8B	8A	89	88	J 0/n

SFRs are bit addressable.

SFRs are modified from or added to the 80C51 SFRs.

^{1.} Reset value depends on reset source.

Philips Semiconductors Microcontroller Products

Preliminary specification

CMOS single-chip 8-bit microcontroller

Table 1. 87C576 Special Function Registers (Continued)

SYMBOL	DESCRIPTION	DIRECT ADDRESS	BIT / MSB	ADDRESS	, SYMBO	L, OR AL	TERNATIV	E PORT	FUNCTIO	N LSB	RESET VALUE
			CF	ÇE	CD	CC	СВ	CA	C9	C8	
T2CON*	Timer 2 Control	С8Н	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2	00Н
T2MOD#	Timer 2 Mode Control	СЭН		-	-	-		_	_	DCEN	xxxxxxxxXB
тно	Timer High 0	8СН									00Н
TH1	Timer High 1	8DH									00H
TH2#	Timer High 2	CDH									00H
TLO	Timer Low 0	8AH									00H
TL1	Timer Low 1	8BH									00H
TL2#	Timer Low 2	ССН									00Н
TMOD	Timer Mode	89H	GATE	С/Т	M1	MO	GATE	C/T	M1	MO	00Н
			C7	C6	C5	C4	СЗ	C2	C1	C0	1
WDCON*#	Watchdog Timer Control	C0H	PRE2	PRE1	PRE0	LVRE	OFRE	WDRUN	WDTOF	WDMOD	11111101B
WDL#	Watchdog Timer Reload	C1H									00Н
WFEED1#	Watchdog Feed 1	C2H									ххH
WFEED2#	Watchdog Feed 2	СЗН									xxH

SFRs are bit addressable.

[#] SFRs are modified from or added to the 80C51 SFRs.

^{1.} Reset value depends on reset source.

83C576/87C576

POWER ON CLEAR/ POWER ON FLAG

An on-chip Power On Detect Circuit resets the 8XC576 and sets the Power Off Flag (PCON.4) on power up or if V_{CC} drops to zero momentarily. The POF can only be cleared by software. The RST pin is not driven by the power on detect circuit. The POF can be read by software to determine that a power failure has occurred and can also be set by software.

LOW VOLTAGE DETECT

An on-chip Low Voltage Detect circuit sets the Low Voltage Flag (PCON.3) if V_{CC} drops below V_{LOW} (see DC Electrical Characteristics) and resets the 8XC576 if the Low Voltage Reset Enable bit (WDCON.4) is set. If the LVRE is cleared, the reset is disabled but LVF will still be set if V_{CC} is low. The RST pin is not driven by the low voltage detect circuit. The LVF can be read by software to determine that V_{CC} was low. The LVF can be set or cleared by software.

OSCILLATOR FAIL DETECT

An on-chip Oscillator Fail Detect circuit sets the Oscillator Fail Flag (PCON.5) if the oscillator frequency drops below OSCF for one or more cycles (see AC Electrical Characteristics: OSCF) and resets the 8XC576 if the Oscillator Fail Reset Enable bit (WDCON.3) is set. If OFRE is cleared, the reset is disabled but OSF will still be set if the oscillator fails. The RST pin is not driven by the oscillator fail detect circuit. The OSF can be read by software to determine that an oscillator failure has occurred. The OSF can be set or cleared by software.

LOW ACTIVE RESET

One of the most notable features on this part is the low active reset. At this time this is the only 80C51 derivative available that has low active reset. This feature makes it easier to interface the 8XC576 into an application to accommodate the power-on and low voltage conditions that can occur. The low active reset operates exactly the same as high active reset with the exception that the part is put into the reset mode by applying a low level to the reset pin. For power-on reset it is also necessary to invert the power-on reset circuit; connecting the 8.2K resistor from the reset pin to V_{CC} and the 10µf capacitor from the reset pin to ground. Figure 1 shows all of the reset related circuitry.

When reset the port pins on the 87C576 are driven low asynchronously. This is different from all other 80C51 derivatives.

The 8XC576 also has Low voltage detection circuitry that will, if enabled, force the part to reset when V_{CC} (on the part) fails below a set level. Low Voltage Reset is enabled by a normal reset. Low Voltage Reset can be disabled by clearing LVRE (bit 4 in the WDCON SFR) then executing a watchdog feed sequence (A5H to WFEED1 followed immediately by 5A to WFEED2). In addition there is a flag (LVF) that is set if a low voltage condition is detected. The LVF flag is set even if the Low Voltage detection circuitry is disabled. Notice that the Low voltage detection circuitry does not drive the RST# pin so the LVF flag is the only way that the microcontroller can determine if it has been reset due to a low voltage condition.

The 8XC576 has an on-chip power-on detection circuit that sets the POF (PCON.4) flag on power up or if the V_{CC} level momentarily drops to 0V. This flag can be used to determine if the part is being started from a power-on (cold start) or if a reset has occurred due to another condition (warm start).


TIMERS

The 87C576 has four on-chip timers.

Timers 0 and 1 are identical in every way to Timers 0 and 1 on the 80C51.

Timer 2 on the 8XC576 is identical to the 80C52 Timer 2 (described in detail in the 80C52 overview) with the exception that it is an up or down counter. To configure the Timer to count down the DCEN bit in the T2MOD special function register must be set and a low level must be present on the T2EX pin (P1.1).

The Watchdog timer operation and implementation is the same as that for the 8XC550 (described in the 8XC550 overview) with the exception that the reset values of the WDCON and WDL special function registers have been changed. The changes in these registers cause the watchdog timer to be enabled with a timeout of 98304 × ToSC when the part is reset. The watchdog can be disabled by executing a valid feed sequence and then clearing WDRUN (bit 2 in the WDCON SFR).



83C576/87C576

PROGRAMMABLE COUNTER ARRAY (PCA)

The Programmable Counter Array is a special Timer that has five 16-bit capture/compare modules associated with it. Each of the modules can be programmed to operate in one of four modes: rising and/or falling edge capture, software timer, high-speed output, or pulse width modulator. Each module has a pin associated with it in port 1. Module 0 is connected to P1.3(CEX0). module 1 to P1.4(CEX1), etc. The basic PCA configuration is shown in Figure 2.

The PCA timer is a common time base for all five modules and can be programmed to run at: 1/12 the oscillator frequency, 1/4 the oscillator frequency, the Timer 0 overflow, or the input on the ECI pin (P1.2). The timer count source is determined from the CPS1 and CPS0 bits in the CMOD SFR as follows (see Figure 3):

CPS1 CPS0 PCA Timer Count Source

1/12 oscillator frequency 0 Ō 1/4 oscillator frequency Timer 0 overflow External Input at ECI pin

In the CMOD SFR are three additional bits associated with the PCA. They are CIDL which allows the PCA to stop during idle mode, WDTE which enables or disables the watchdog function on module 4, and ECF which when set causes an interrupt and the PCA overflow flag CF (in the CCON SFR) to be set when the PCA timer overflows. These functions are shown in Figure 3.

The watchdog timer function is implemented in module 4 as implemented in other parts that have a PCA that are available on the market. However, if a watchdog timer is required in the target application, it is recommended to use the hardware watchdog timer that is implemented on the 87C576 separately from the PCA (see Figure 14).

The CCON SFR contains the run control bit for the PCA and the flags for the PCA timer (CF) and each module (refer to Figure 6). To run the PCA the CR bit (CCON.6) must be set by software. The PCA is shut off by clearing this bit. The CF bit (CCON.7) is set when the PCA counter overflows and an interrupt will be generated if the ECF bit in the CMOD register is set, The CF bit can only be cleared by software. Bits 0 through 4 of the CCON register are the flags for the modules (bit 0 for module 0, bit 1 for module 1, etc.) and are set by hardware when either a match or a capture occurs. These flags also can only be cleared by software. The PCA interrupt system shown in Figure 4.

Each module in the PCA has a special function register associated with it. These registers are: CCAPM0 for module 0, CCAPM1 for module 1, etc. (see Figure 7). The registers contain the bits that control the mode that each module will operate in. The ECCF bit (CCAPMn.0 where n=0, 1, 2, 3, or 4 depending on the module) enables the CCF flag in the CCON SFR to generate an interrupt when a match or compare occurs in the associated module. PWM (CCAPMn.1) enables the pulse width modulation mode. The TOG bit (CCAPMn.2) when set causes the CEX output associated with the module to toggle when there is a match between the PCA counter and the module's capture/compare register. The match bit MAT (CCAPMn.3) when set will cause the CCFn bit in the CCON register to be set when there is a match between the PCA counter and the module's capture/compare register.

The next two bits CAPN (CCAPMn.4) and CAPP (CCAPMn.5) determine the edge that a capture input will be active on. The CAPN bit enables the negative edge, and the CAPP bit enables the positive edge. If both bits are set both edges will be enabled and a capture will occur for either transition. The last bit in the register ECOM (CCAPMn.6) when set

enables the comparator function. Figure 8 shows the CCAPMn settings for the various PCA functions.

There are two additional registers associated with each of the PCA modules. They are CCAPnH and CCAPnL and these are the registers that store the 16-bit count when a capture occurs or a compare should occur. When a module is used in the PWM mode these registers are used to control the duty cycle of the output.

PCA Capture Mode


To use one of the PCA modules in the capture mode either one or both of the CCAPM bits CAPN and CAPP for that module must be set. The external CEX input for the module (on port 1) is sampled for a transition. When a valid transition occurs the PCA hardware loads the value of the PCA counter registers (CH and CL) into the module's capture registers (CCAPnL and CCAPnH). If the CCFn bit for the module in the CCON SFR and the ECCFn bit in the CCAPMn SFR are set then an interrupt will be generated. Refer to Figure 9.


16-bit Software Timer Mode


The PCA modules can be used as software timers by setting both the ECOM and MAT bits in the modules CCAPMn register. The PCA timer will be compared to the module's capture registers and when a match occurs an interrupt will occur if the CCFn (CCON SFR) and the ECCFn (CCAPMn SFR) bits for the module are both set (see Figure 10).

High Speed Output Mode

In this mode the CEX output (on port 1) associated with the PCA module will toggle each time a match occurs between the PCA counter and the module's capture registers. To activate this mode the TOG, MAT, and ECOM bits in the module's CCAPMn SFR must be set (see Figure 11).







Preliminary specification

CMOS single-chip 8-bit microcontroller

bit will be 0, and its active value will be 1. The value read from a reserved bit is indeterminate.

**-Fosc = oscillator frequency

83C576/87C576

	CMC	OD Addre	ss = OD9H						F	Reset Value = 00XX X000
	Bit Add	ressable								
		CIDL	WDTE	-	-	-	CPS1	CPS0	ECF	
	Bit:	7	6	5	4	3	2	1	0	_
Symbol	Functi	on								
CIDL			rol: CIDL = during idle.	0 program	s the PCA	Counter to	continue fur	nctioning du	ring idle N	Mode. CIDL = 1 programs
WDTE	it to be	gated off	during idle.	, ,				·	•	vlode. CIDL = 1 programs vTE = 1 enables it.
	it to be Watch	gated off of dog Timer	during idle.)TE = 0 dis	sables Wato			·	•	. •
WDTE	it to be Watcho Not im	gated off of dog Timer l plemented	during idle. Enable: WD	OTE = 0 dis	sables Wato			·	•	. •
WDTE - CPS1	it to be Watche Not imp PCA C	gated off of dog Timer l plemented ount Pulse	during idle. Enable: WE , reserved for Select bit to Select bit to	OTE = 0 dis or future u	sables Wato se.*			·	•	. •
WDTE - CPS1	it to be Watche Not imp PCA C PCA C	gated off of dog Timer I plemented ount Pulse ount Pulse	during idle. Enable: WE , reserved for Select bit to Select bit to	OTE = 0 dis or future u: 1. O. d PCA Inp	sables Wato se.*	chdog Time		·	•	. •
WDTE - CPS1	it to be Watcho Not imp PCA C PCA C CPS1	gated off of dog Timer I plemented ount Pulse ount Pulse CPS0	during idle. Enable: WE , reserved for Select bit (Select bit (Selected	OTE = 0 dis or future u: 1. 0. d PCA Inp	sables Wate se.*	chdog Time		·	•	. •
WDTE CPS1 CPSO	it to be Watche Not imp PCA C PCA C CPS1	gated off of dog Timer I plemented ount Pulse ount Pulse CPS0	during idle. Enable: WE , reserved for Select bit (Select bit (Selected	OTE = 0 dis or future us 1. O. d PCA Inp Interna Interna	sables Wate se.* out** al clock, Fos	chdog Time		·	•	. •
WDTE - CPS1	it to be Watche Not imp PCA C PCA C CPS1	gated off of dog Timer I plemented ount Pulse ount Pulse CPS0 0 1	during idle. Enable: WE , reserved fo Select bit to Select bit to Selected 0 1	OTE = 0 dis or future us 1. O. d PCA Inp Interna Interna Timer	sables Wato se.* out** al clock, Fos al clock, Fos 0 overflow	chdog Time sc + 12 sc + 4		n PCA Mode	ule 4. WD	. •

Figure 5. CMOD: PCA Counter Mode Register

	Bit Add	tressable								_
	ĺ	CF	CR	-	CCF4	CCF3	CCF2	CCF1	CCF0	
	Bit:	7	6	5	4	3	2	1	0	_
Symbol	Funct	ion								
<u></u>										
CF			verflow flag. set by either							If bit ECF in CMOD is
CF CR	set. C	F may be : Counter Ru	set by either	hardware	or software	but can on	ly be cleare	d by softwa	re.	If bit ECF in CMOD is oftware to turn the PCA
	set. C PCA (counte	F may be : Counter Ru er off.	set by either	hardware t. Set by s	or software oftware to to	but can on	ly be cleare	d by softwa	re.	
	set. Cl PCA C counte Not im	F may be : Counter Ru er off. aplemented	set by either un control bit d, reserved t	hardware t. Set by s or future t	or software to to use.	e but can on urn the PCA	ly be cleared counter on.	d by softwa . Must be cl	re. eared by s	
CR -	Set. Cl PCA C counts Not im PCA N	F may be : Counter Ru er off. aplemented Module 4 in	set by either un control bit d, reserved l nterrupt flag.	hardware b. Set by s or future to Set by ha	e or software oftware to to use*. ardware who	e but can on urn the PCA en a match	ly be cleared counter on. or capture o	d by softwa . Must be cl ccurs. Must	re. eared by s	oftware to turn the PCA
CR - CCF4	PCA Counter Not im PCA N	F may be a Counter Ru ar off. aplemented Module 4 in Module 3 in	set by either un control bit d, reserved t nterrupt flag. nterrupt flag.	hardware b. Set by s for future to Set by ha Set by ha	or software to to the software to the software to the software who ardware who	e but can on urn the PCA en a match o	ly be cleared counter on. or capture of or capture of	d by softwa Must be cl ccurs. Must ccurs. Must	re. eared by s be cleared be cleared	oftware to turn the PCA
CR - CCF4 CCF3	set. Ci PCA C counte Not im PCA M PCA M	F may be : Counter Ru er off. splemented Module 4 in Module 2 in	set by either un control bit d, reserved t nterrupt flag. nterrupt flag. nterrupt flag.	hardware t. Set by s for future to Set by ha Set by ha Set by ha	or software to to use*. ardware who are who ardware who ardware who are who a	e but can on urn the PCA en a match on a mat	ly be cleared, counter on. or capture of ca	d by softwa Must be cl ccurs. Must ccurs. Must ccurs. Must	re. eared by s be cleared be cleared be cleared	oftware to turn the PCA d by software. d by software.

February 1994

Figure 6. CCON: PCA Counter Control Register

Preliminary specification


CMOS single-chip 8-bit microcontroller


CON	Address	CCAPM0	0DAH						Re	eset Value = X000 0000E
		CCAPM1 CCAPM2	ODBH ODCH							
		CCAPM2								
		CCAPM4								
	Not Bi	t Addressat	nie.							
	1401 1	Addressal	7.0		т	r				1
		-	ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn	
	Bit:	7	6	5	4	3	2	1	0	
Symbol	Fund	ction								
_	Not i	mplemented	d, reserved	for future u	JSO*.		-			
ECOMn	Enat	le Compara	tor. ECOM	n = 1 enab	les the com	parator fund	tion.			
CAPPn	Capt	ure Positive	, CAPPn =	1 enables	positive edg	je capture.				
CAPNn	Capt	ure Negativ	e, CAPNn	= 1 enables	s negative e	dge capture).			
MATn		h. When M/ CON to be s				ter with this	module's c	ompare/cap	ture registe	er causes the CCFn bit
TOGn		le. When To toggle.	OGn = 1, a	match of th	ne PCA coul	nter with thi	s module's o	compare/ca	pture regist	er causes the CEXn
	Pulse	e Width Mod	dulation Mo	de. PWMn	= 1 enables	the CEXn	pin to be us	ed as a pui	se width mo	odulated output.
PWMn					re/capture f					

Figure 7. CCAPMn: PCA Modules Compare/Capture Registers


-	ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn	MODULE FUNCTION
×	0	0	0	0	0	0	0	No operation
Х	Х	1	0	0	0	Ó	X	16-bit capture by a positive-edge trigger on CEXn
·×	X	0	1	0	0	0	х	16-bit capture by a negative trigger on CEXn
Х	X	1	1	0	0	0	×	16-bit capture by a transition on CEXn
Х	1	0	0	1	0	0	X	16-bit Software Timer
×	1	0	0	1	1	0	X	16-bit High Speed Output
Х	1	0	0	0	0	1	0	8-bit PWM
X	1	0	0	1	X	0	×	Watchdog Timer

Figure 8. PCA Module Modes (CCAPMn Register)





83C576/87C576



Pulse Width Modulator Mode

All of the PCA modules can be used as PWM outputs. Figure 12 shows the PWM function. The frequency of the output depends on the source for the PCA timer. All of the modules will have the same frequency of output because they all share the PCA timer. The duty cycle of each module is independently variable using the module's capture register CCAPLn. When the value of the PCA CL SFR is less than the value in the module's CCAPLn SFR the output will be low, when it is equal to or greater than the output will be high. When CL overflows from FF to 00, CCAPLn is reloaded with the value in CCAPHn, the allows updating the PWM without glitches. The PWM and ECOM bits in the module's CCAPMn register must be set to enable the PWM mode.

WATCHDOG TIMER

The watchdog timer is not directly loadable by the user. Instead, the value to be loaded into the main timer is held in an autoload register or is part of the mask ROM programming. In order to cause the main timer to be loaded with the appropriate value, a special sequence of software action must take place. This operation is referred to as feeding the watchdog timer.

To feed the watchdog, two instructions must be sequentially executed successfully. No

intervening instruction fetches are allowed, so interrupts should be disabled before feeding the watchdog. The instructions should move A5H to the WFEED1 register and then 5AH to the WFEED2 register. If WFEED1 is correctly loaded and WFEED2 is not correctly loaded, then an immediate underflow will occur.


The watchdog timer subsystem has two modes of operation. Its principal function is a watchdog timer. In this mode it protects the system from incorrect code execution by causing a system reset when the watchdog timer underflows as a result of a failure of software to feed the timer prior to the timer reaching its terminal count. If the user does not employ the watchdog function, the watchdog subsystem can be used as a timer. In this mode, reaching the terminal count sets a flag. In most other respects, the timer mode possesses the characteristics of the watchdog mode. This is done to protect the integrity of the watchdog function.

The watchdog timer subsystem consists of a prescaler and a main counter. The prescaler has 8 selectable taps off the final stages and the output of a selected tap provides the clock to the main counter. The main counter is the section that is loaded as a result of the software feeding the watchdog and it is the section that causes the system reset

(watchdog mode) or time-out flag to be set (timer mode) if allowed to reach its terminal count.

Programming the Watchdog Timer Both the EPROM and ROM devices have a set of SFRs for holding the watchdog autoload values and the control bits. The watchdog time-out flag is present in the watchdog control register and operates the same in all versions. In the EPROM device, the watchdog parameters (autoload value and control) are always taken from the SFRs. In the ROM device, the watchdog parameters can be mask programmed or taken from the SFRs. The selection to take the watchdog parameters from the SFRs or from the mask programmed values is controlled by EA (external access). When EA is high (internal ROM access), the watchdog parameters are taken from the mask programmed values. If the watchdog is mask programmed to the timer mode, then the autoload values and the pre-scaler taps are taken from the SFRs. When EA is low (external access), the watchdog parameters are taken from the SFRs. The user should be able to leave code in his program which initializes the watchdog SFRs even though he has migrated to the mask ROM part. This allows no code changes from EPROM prototyping to ROM coded production parts.

83C576/87C576



Watchdog Detailed Operation

EPROM Device (and ROMless Operation: EA = 0)

In the ROMless operation (ROM part, EA = 0) and in the EPROM device, the watchdog operates in the following manner (see Figure 14).

Whether the watchdog is in the watchdog or timer mode, when external RESET is applied, the following takes place:

- Watchdog mode bit set to watchdog mode.
- Watchdog run control bit set to ON.
- Autoload register set to 00 (min. count).
- Watchdog time-out flag cleared.
- Prescaler is cleared.
- Prescaler tap set to the highest divide.
- Autoload takes place.

The watchdog can be fed even though it is in the timer mode.

Note that the operational concept is for the watchdog mode of operation, when coming out of a hardware reset, the software should load the autoload registers, set the mode to watchdog, and then feed the watchdog (cause an autoload). The watchdog will now be starting at a known point.

If the watchdog is in the watchdog mode and running and happens to underflow at the time

the external RESET is applied, the watchdog time-out flag will be cleared.

When the watchdog is in the watchdog mode and the watchdog underflows, the following action takes place (see Figure 16):

- Autoload takes place.
- Watchdog time-out flag is set
- Mode bit unchanged.
- Watchdog run bit unchanged.
- Autoload register unchanged.
- Prescaler tap unchanged.
- All other device action same as external reset.

Note that if the watchdog underflows, the program counter will start from 00H as in the case of an external reset. The watchdog time-out flag can be examined to determine if the watchdog has caused the reset condition. The watchdog time-out flag bit can be cleared by software.

When the watchdog is in the timer mode and the timer software underflows, the following action takes place:

- Autoload takes place.
- Watchdog time-out flag is set
- Mode bit unchanged.
- Watchdog run bit unchanged.

- Autoload register unchanged.
- Prescaler tap unchanged.

Mask ROM Device (EA = 1)

In the mask ROM device, the watchdog mode bit (WDMOD) is mask programmed and the bit in the watchdog command register is read only and reflects the mask programmed selection. If the mask programmed mode bit selects the timer mode, then the watchdog run bit (WDRUN) operates as described under EPROM Device. If the mask programmed bit selects the watchdog mode, then the watchdog run bit has no effect on the timer operation (see Figure 15).

Watchdog Function

The watchdog consists of a programmable prescaler and the main timer. The prescaler derives its clock from the on-chip oscillator. The prescaler consists of a divide by 12 followed by a 13 stage counter with taps from stage 6 through stage 13. This is shown in Figure 17. The tap selection is programmable. The watchdog main counter is a down counter clocked (decremented) each time the programmable prescaler underflows. The watchdog generates an underflow signal (and is autoloaded) when the watchdog is at count 0 and the clock to decrement the watchdog occurs. The watchdog is 8 bits long and the autoload value can range from 0 to FFH. (The

Philips Semiconductors Microcontroller Products

CMOS single-chip 8-bit microcontroller

83C576/87C576

autoload value of 0 is permissible since the prescaler is cleared upon autoload).

This leads to the following user design equations. Definitions :t_{OSC} is the oscillator period, N is the selected prescaler tap value, W is the main counter autoload value, t_{MIN} is the minimum watchdog time-out value (when the autoload value is 0), t_{MAX} is the maximum time-out value (when the autoload value is FFH), t_D is the design time-out value.

 $t_{MIN} = t_{OSC} \times 12 \times 64$

 $t_{MAX} = t_{MIN} \times 128 \times 256$

 $t_D = t_{MIN} \times 2^{PRESCALER} \times W + 1$ (where prescaler = 0, 1, 2, 3, 4, 5, 6, or 7)

Note that the design procedure is anticipated to be as follows. A t_{MAX} will be chosen either from equipment or operation considerations and will most likely be the next convenient value higher than t_D . (If the watchdog were inadvertently to start from FFH, an overflow would be guaranteed, barring other anomalies, to occur within t_{MAX}). Then the value for the prescaler would be chosen from:

prescaler = $log2 (t_{MAX} / (t_{OSC} \times 12 \times 256)) - 6$

This then also fixes t_{MIN}. An autoload value would then be chosen from:

 $W = t_D / t_{MIN} - 1$

The software must be written so that a feed operation takes place every $t_{\rm D}$ seconds from the last feed operation. Some tradeoffs may need to be made. It is not advisable to include feed operations in minor loops or in subroutines unless the feed operation is a specific subroutine.

Watchdog Control Register (WDCON) (Bit Addressable) Address C0

The following bits of this register are read only in the ROM part when EA is high: WDMOD, PRE0, PRE1, and PRE2. That is, the register will reflect the mask programmed values. In the ROM part with EA high, these bits are taken from mask coded bits and are not readable by the program. WDRUN is read only in the ROM part when EA is high and

WDMOD is in the watchdog mode. When WDMOD is in the timer mode, WDRUN functions normally.

The parameters written into WDMOD, PRE0, PRE1, and PRE2 by the program are not applied directly to the watchdog timer subsystem. The watchdog timer subsystem is directly controlled by a second register which stores these bits. The transfer of these bits from the user register (WDMOD) to the second control register takes place when the watchdog is fed. This prevents random code execution from directly foiling the watchdog function. This does not affect the operation where these bits are taken from mask coded values.

The reset values of the WDCON and WDL registers will be such that the timer resets to the watchdog mode with a timeout period of $12\times64\times128\times t_{OSC}$. The watchdog timer will not generate an interrupt. Additional bits in WDCON are used to disable reset generation by the oscillator fail and low voltage detect circuits. WDCON can be written by software only by executing a valid watchdog feed sequence.

WDCON Register Bit Definitions

WDCON.7	PRE2	Prescaler Select 2, reset to 1
WDCON.6	PRE1	Prescaler Select 1, reset to 1
WDCON.5	PRE0	Prescaler Select 0, reset to 1
WDCON.4	LVRE	Low Voltage Reset Enable, reset to 1
WDCON.3	OFRE	(enabled) Oscillator Fail Reset Enable, reset to 1 (enabled)
WDCON.2	WDRUN	Watchdog Run, reset to 1 (enabled)
WDCON.1	WDTOF	Watchdog Timeout Flag, reset to 0
WDCON.0	WDMOD	Watchdog Mode, reset to 1 (watchdog mode)

Enhanced UART

The UART operates in all of the usual modes that are described in the first section of this book for the 80C51. In addition the UART can perform framing error detect by looking for missing stop bits, and automatic address recognition. The 87C576 UART also fully supports multiprocessor communication as does the standard 80C51 UART.


When used for framing error detect the UART looks for missing stop bits in the communication. A missing bit will set the FE bit in the SCON register. The FE bit shares the SCON.7 bit with SM0 and the function of SCON.7 is determined by PCON.6 (SMOD0) (see Figure 19). If SMOD0 is set then SCON.7 functions as FE. SCON.7 functions as SM0 when SMOD0 is cleared. When used as FE SCON.7 can only be cleared by software. Refer to Figure 18.


Automatic Address Recognition

Automatic Address Recognition is a feature which allows the UART to recognize certain addresses in the serial bit stream by using hardware to make the comparisons. This feature saves a great deal of software overhead by eliminating the need for the software to examine every serial address which passes by the serial port. This feature is enabled by setting the SM2 bit in SCON. In the 9 bit UART modes, mode 2 and mode 3, the Receive Interrupt flag (RI) will be automatically set when the received byte contains either the "Given" address or the "Broadcast" address. The 9 bit mode requires that the 9th information bit is a 1 to indicate that the received information is an address and not data. Automatic address recognition is shown in Figure 20.


The 8 bit mode is called Mode 1. In this mode the RI flag will be set if SM2 is enabled and the information received has a valid stop bit following the 8 address bits and the information is either a Given or Broadcast address.

Mode 0 is the Shift Register mode and SM2 is ignored.








83C576/87C576




L JPL







83C576/87C576



Using the Automatic Address Recognition feature allows a master to selectively communicate with one or more slaves by invoking the Given slave address or addresses. All of the slaves may be contacted by using the Broadcast address. Two special Function Registers are used to define the slave's address, SADDR, and the address mask, SADEN, SADEN is used to define which bits in the SADDR are to b used and which bits are "don't care". The SADEN mask can be logically ANDed with the SADDR to create the "Given" address which the master will use for addressing each of the slaves. Use of the Given address allows multiple slaves to be recognized while excluding others. The following examples will help to show the versatility of this scheme:

Slave 0	SADDR	=	1100 0000
	SADEN	=	<u>1111_1101</u>
	Given	=	1100 00X0
Slave 1	SADDR	=	1100 0000
	SADEN	=	<u>1111 1110</u>
	Given	=	1100 000X

In the above example SADDR is the same and the SADEN data is used to differentiate between the two slaves. Slave 0 requires a 0 in bit 0 and it ignores bit 1. Slave 1 requires a 0 in bit 1 and bit 0 is ignored. A unique address for Slave 0 would be 1100 0010 since slave 1 requires a 0 in bit 1. A unique address for slave 1 would be 1100 0001 since a 1 in bit 0 will exclude slave 0. Both

slaves can be selected at the same time by an address which has bit 0 = 0 (for slave 0) and bit 1 = 0 (for slave 1). Thus, both could be addressed with 1100 0000.

In a more complex system the following could be used to select slaves 1 and 2 while excluding slave 0:

Slave 0	SADDR	=	1100 0000
	SADEN	=	1111 1001
	Given	=	1100 0XX0
Slave 1	SADDR	=	1110 0000
	SADEN	=	1111 1010
	Given	=	1110 0X0X
Slave 2	SADDR	=	1110 0000
	SADEN	=	<u>1111 1100</u>
	Given	=	1110 00XX

In the above example the differentiation among the 3 slaves is in the lower 3 address bits. Slave 0 requires that bit 0 = 0 and it can be uniquely addressed by 1110 0110. Slave 1 requires that bit 1 = 0 and it can be uniquely addressed by 1110 and 0101. Slave 2 requires that bit 2 = 0 and its unique address is 1110 0011. To select Slaves 0 and 1 and exclude Slave 2 use address 1110 0100. since it is necessary t make bit 2 = 1 to exclude slave 2.

The Broadcast Address for each slave is created by taking the logical OR of SADDR and SADEN. Zeros in this result are treated as don't-cares. In most cases, interpreting the don't-cares as ones, the broadcast address will be FF hexadecimal.


Upon reset SADDR (SFR address 0A9H) and SADEN (SFR address 0B9H) are leaded with 0s. This produces a given address of all "don't cares" as well as a Broadcast address of all "don't cares". this effectively disables the Automatic Addressing mode and allows the microcontroller to use standard 80C51 type UART drivers which do not make use of this feature.

Analog Comparators

Four analog comparators are provided on chip. Three comparators have a common negative reference CMPR- and independent positive inputs CMP1+, CMP2+, CMP3+ on port 3. The fourth comparator has independent positive and negative inputs CMP0+ and CMP0- on port 1. The CMP register contains an output and enable bit for each comparator. The CMP register is bit addressable and is located at SFR address E8H. Figure 21 shows the connection of the comparators.

Pullups at the comparator input pins will be disabled by hardware when the comparator is enabled. In addition, to make inputs high impedance, the corresponding port SFR bits must be set by software to disable the pulldowns.

83C576/87C576



CMP Register Bit Definitions

CMP.7

disable pullups at P3.4, P3.7 enable comparator 2, CMP.6 disable pullups at P3.4, P3.6 CMP.5 enable comparator 1, disable pullups at P3.4, P3.5 CMP.4 enable comparator 0, disable pullups at P1.0, P1.1 CMP.3 comparator 3 output (read only) CMP.2 comparator 2 output (read only) CMP.1 comparator 1 output (read only) CMP.0 comparator 0 output (read only)

enable comparator 3,

All comparators are disabled automatically in power down mode, in idle mode unused comparators should be disabled by software to save power. A comparator can generate an interrupt that will terminate idle mode when used to drive a PCA capture input.

The CMPE register contains bits to enable each comparator to drive external output pins or internal PCA capture inputs. Pullups at the output pins are disabled by hardware when the external comparator output is enabled. The comparator output is wire-ORed with the corresponding port SFR bit, so the SFR bit must also be set by software to enable the output.

CMPE Register Bit Definitions

CMPE.7 enables comparator 3 to drive CMPE.6 enables comparator 2 to drive CMPE.5 enables comparator 1 to drive CEX₁ CMPE.4 enables comparator 0 to drive CEX₀

CMPE.3 enables comparator 3 output on P1.6 (open drain)

CMPE.2 enables comparator 2 output on P1.5 (open drain)

CMPE.1 enables comparator 1 output on P1.4 (open drain)

CMPE.0 enables comparator 0 output on P1.3 (open drain)

When 1s are written to CMPE bits 7-4, the comparator outputs will drive the corresponding capture input. When 1s are written to CMPE bits 3-0 the comparator output will also drive the corresponding port 1 pin. If the comparator's enabled to drive the capture input but not the port pin, then the port pin can be used for general purpose I/O. When a comparator output is enabled, pullups at the output pin are disabled and the output becomes open drain.

There are two special function registers associated with the comparators. They are CMP which contains the comparator enables and a bit that can be read by software to determine the state of each comparator's output, and CMPE which controls whether the output from each comparator drives the

associated output pin or a capture input associated with one of the PCA modules.

The CMP registers bits 0-3 can be read by software to determine the state of the output of each comparator. To do this the associated comparator must be enabled but the output in port 1 can be disabled. This allows easy polling of the comparator output value without the need to use up a port pin.

The CMPE register allows the comparator to drive the associated PCA module capture input, so that on compare a capture can be generated in the PCA. Bits 0-3 of this register enable the comparator output to drive the associated port 1 output circuitry. Used as a comparator output this circuitry is open drain. To enable the comparator output to drive to port 1, the corresponding port bit must also be set to disable the pulldown. If the comparator is not enabled to drive the port 1 circuitry, the associated port 1 pin can be used for other I/O. This includes when a comparator is enabled to drive the capture input to a PCA module.


Reduced EMI Mode

There are two bits in the AUXR register that can be set to reduce the internal clock drive and disable the ALE output. AO (AUXR.0) when set turns off the ALE output. LO (AUXR.1) when set reduces the drive of the internal clock circuitry. Both bits are cleared on Reset. With LO set the 87C576 will still operate at 12MHz, but will have reduced EMI in the range above 100MHz.

0

CMOS single-chip 8-bit microcontroller

83C576/87C576



8XC576 Reduced EMI Mode AUXR (0X8E)



AO: Turns off ALE output.

LO: Reduces drive of internal clock circuitry. 8XC576 spec'd to 12MHz when LO set.

INTERNAL RESET

Internal resets generated by the power on, low voltage, and oscillator fail detect circuits are self timed to guarantee proper initialization of the 8XC576. Reset will be held approximately 24 oscillator periods after normal conditions are detected by all enabled detect circuits. Internal resets do not drive RST but will cause missing pulses on ALE.

Analog to Digital Converter

The 8XC576 has a 6 channel10 bit successive approximation A/D converter with separate result registers for each channel. Operating modes are provided for single or multiple channel conversions and multiple conversions of a single channel without software intervention. The ADC can also be operated in 8 bit mode with faster conversion times. Registers ADC0H-ADC5H contain the MSBs and ADC0L-ADC5L bits 6 and 7 contain the 2 LSBs of the conversion result for each channel. The ADCS register determines which channels are converted in multiple channel modes. If the ADCS bit

corresponding to a channel is set, that channel is converted, else if the bit is clear the channel is skipped.

A/D Channel Select (ADCS) Register (Reset Value = 00H)

ADCS5 ADCS.5 – A/D channel 5 select bit
ADCS4 ADCS.4 – A/D channel 4 select bit
ADCS3 ADCS.3 – A/D channel 3 select bit
ADCS2 ADCS.2 – A/D channel 2 select bit
ADCS1 ADCS.1 – A/D channel 1 select bit
ADCS0 ADCS.0 – A/D channel 0 select bit

A/D Control (ADCON) Register (Reset Value = 00H)

ADF ADCON.7 – A/D conversion complete flag
ADCE ADCON.6 – A/D conversion enable
ADCON.5 – A/D 8-bit mode
ADCON.5 – A/D 8-bit mode

AMOD1 ADCON.4 – A/D mode select bit 1
AMOD0 ADCON.3 – A/D mode select bit 0
ASCA2 ADCON.2 – A/D channel address
bit 2

ASCA1 ADCON.1 – A/D channel address bit 1

ASCA0 ADCON.0 – A/D channel address bit 0

AMOD1 AMOD0

O Single Conversion Mode – channel selected by bits ASCA2..0 in ADCON is converted, the result placed in the associated result registers; ADF is set on completion.

- Mulitple Channel Scan Mode
 all channels elected in the
 ADCS register are converted
 starting with the channel
 addressed by bits ASCA2..0
 in ADON, conversion results
 are placed in the
 corresponding result registers
 for each channel. ADF is set
 when the last conversion is
 completed.
- O Single Channel Multiple
 Conversion channel
 selected by bits ASCA2..0 in
 ADCON is converted 6 times
 and all 6 results are saved in
 ADC0H-ADC5H and
 ADC0L-ADC5L, ADF is set
 when all conversions are
 complete.
- Multiple Channel Continuous same as Multiple Channel Scan mode but repeats as long as ADCE=1, ADF is set when all channels have been converted once. Hardware will prevent the ADC from wiritin to the result registers while they are being read.

Flag ADF is set upon completion of a conversion, if the ADC interrupt enable bit EAD is set, the program will vector to the ADC interrupt location when ADF is set.

83C576/87C576

PWM'S

The pulse width modulator system of the 8XC576 contains two PWM output channels. These channels generate pulses of programmable length and interval. The prescaler and counter are common to both PWM channels.

The prescaler is loaded with the complement of the PWMP register during counter overflow, internal reset, and when EN/CLR# = 0. The repetition frequency is defined by the 8-bit prescaler which clocks the counter. The prescaler division factor = PWMP+1. Reading the PWMP gives the current reload value. The actual count of the prescaler cannot be read.

The 8-bit counter counts from 0-254 inclusive. The value of the counter is compared to the contents of the compare registers PWM0 and PWM1. When the counter compares to the compare register, that register's output goes LOW. When the counter reaches zero the output is set HIGH unless PWMn = 00H. The duty cycle of each channel is defined by the contents of its compare register an is in the range of 0 to 1, programmed in increments of 1/255.

The outputs can be set continuously low by loading PWMn with 00H and continuously high by loading with FFH.

The PWM counter is enabled with bit EN/CLR# of the PWCON register. Output to the port pin is separately enabled by setting the PWEn bits in the PWCON register. The counter remains active if EN/CLR# is set

even if both PWEn bits are reset. The PWM function is reset by a chip reset. In idle mode, the PWM will function as configured by PWCON. In power-down the state of the PWM will freeze when the internal clock stops. If the chip is awakened with an external interrupt, the PWM will continue to function from its state when power-down was entered. The EN/CLR# bit of PWCON will clear the counter and load the contents of the PWMP into the prescaler when set LOW. If PWEn is set at this time the output will go HIGH unless PWMn is 00H.

The repetition frequency is given by:

$$f_{PWM} = \frac{f_{OSC}}{((510 \times (1 + PWMP)))}$$

An oscillator frequency of 12MHz results in a repetition range of 92Hz to 23.5KHz.

The high/low ratio of PWMn if PWMn/(255-PWMn) for PWMn values except 255. A PWMn vaue of 255 results in a high PWMn output.

In order for the PWMn output to be used as a standard I/O pin, PWMn must be reset. The PWM counter can still be used as an internal timer by setting EN/CLR#.

Auxiliary Register Bit Definitions (AUXR =8EH)

AO AUXR.0 ALE Off, when set turns off ALE

LO AUXR.1 Low Speed, reduces internal clock drive

AUXR.2

RST AUXR.3 Software reset bit

Interrupt Enable 0 (IE0) Register 150 7


	IEU./	Enable all interrupts
EC	IE0.6	Enable PCA interrupt
ET2	1E0.5	Enable Timer 2 interrupt
ES	IE0.4	Enable Serial I/O interrupt
ET1	IE0.3	Enable Timer 1 interrupt
EX1	IE0.2	Enable External interrupt 1
ET0	IE0.1	Enable Timer 0 interrupt
EX0	1E0.0	Enable External interrupt 0

Interrupt Enable 1 (IE1) Register

EOB	IE1.7	Enable OBF interrupt
EIB	IE1.6	Enable IBF interrupt
EAD	IE1.5	Enable ADC interrupt
EC4	IE1.4	Enable PCA module 4
		interrupt
EC3	IE1.3	Enable PCA module 3
		interrupt
EC2	IE1.2	Enable PCA module 2
		interrupt
EC1	IE1.1	Enable PCA module 1
		interrupt
EC0	IE1.0	Enable PCA module 0
		interrupt

Interrupt Priority 0 (IP0) Register

	IP0.7	(reserved)
PC	IP0.6	PCA interrupt priority
PT2	IP0.5	Timer 2 interrupt priority
PS	IP0.4	Serial I/O interrupt priority
PT1	IP0.3	Timer 1 interrupt priority
PX1	IP0.2	External interrupt 1 priority
PT0	IP0.1	Timer 0 interrupt priority
PX0	IP0.0	External interrupt 0 priority



83C576/87C576

Interr	upt Prior	rity 1 (iP1) Register
POB	IP1.7	OBF interrupt priority
PIB	IP1.6	IBF interrupt priority
PAD	IP1.5	ADC interrupt priority
PC4	iP1.4	PCA module 4 interrupt priority
PC3	IP1.3	PCA module 3 interrupt priority
PC2	IP1.2	PCA module 2 interrupt priority
PC1	IP1.1	PCA module 1 interrupt priority
PC0	IP1.0	PCA module 0 interrupt

priority

Priority	Source	Flag	Vect	or
				highest
1	INTO	IE0	03H	priority
2	ADC	ADF	3BH	-
3	TIMER 0	TF0	0BH	
4	INT1	IE1	13H	
5	TIMER 1	TF1	1BH	
6	SERIAL	RI,TI	23H	
7	PCA0	CC0	43H	
8	PCA1	CC1	4BH	
9	PCA2	CC2	53H	
10	PCA3	CC3	5BH	
11	PCA4	CC4	63H	
12	PCA	ECF	33H	
13	TIMER 2	TF2/		
		EXF2	2BH	
14	UPI	IBF	6BH	
15	UPI	OBF	73H	lowest
				priority

Power Control (PCON Register

SMOD1	PCON.7	double baud rate bit
SMOD0	PCON.6	SCON.7 access contro
OSF		oscillator fail flag
POF	PCON.4	power off flag
LVF	PCON.3	low voltage flag
WDTOF	PCON.2	watchdog timeout flag
PD	PCON.1	power down mode bit
IDL	PCON.0	idle mode bit

Auxiliary Register Bit Definitions (AUXR = 8EH)

AO AUXR.O ALE Off,

when set turns off ALE

LO AUXR.1 Low Speed,

reduces internal clock drive

UNIVERSAL PERIPHERAL INTERFACE

UPI mode allows the 8XC576 to function as a slave processor connected to a host CPU bus via port 0. The interface consists of port 0 input and output buffer registers and the UPI control/status register (UCS). UPI mode is enabled by setting the UPI enable bit (UE) in the UCS. When operating in UPI mode, port 0 pins normally float. Access to port 0 is controlled by inputs WR#, RD#, CS#, and A0. RD# and WR# are the external read and write strobes controlled by the host CPU.

CS# is the chip select input, normally a decoded address from the host CPU bus, which qualifies RD# and WR# (these pins have no effect when CS#=1). The A0 pin is an address input from the host CPU which selects either the port 0 output buffer or the UCS register to be output during a read operation. During a write operation, the value of the A0 pin is latched in the UA flag in the UCS register. The following is a summary of the UPI data control inputs:

CS#	RD#	WR#	A	
0	0	1	0	read port 0 output buffer, clear OBF
0	0	1	1	read UPI control/ status register
0	1	0	0	write data to input buffer set IBF, clear AF
0	1	0	1	write command to input buffer set IBF, AF
1	x	x	x	disable input/output

User defined status bit

UPI Control Status Register (UCS, Reset value = 00H)

UCS.7 ST7

UCS.6	ST6	User defined status bit
UCS.5	ST5	User defined status bit
UCS.4	ST4	User defined status bit
UCS.3	UE	UPI Enable bit - if UE=1,
		UPI is enabled, if UE=0, UP
		is disabled and port 0
		functions normally.
UCS.2	AF	Address Flag - contains
		status of the A0 (address)
		pin during the last write. If
		A0=0, the input buffer
		should be interpreted as
		data by the 8XC576
		software, if A0=1, the input
		buffer should be interpreted
		as a command.
USC.1	IBF	Input Buffer Full flag - set by
		hardware on trailing (rising)
		edge of WR# when CS#=0,
		cleared by hardware when
		port 0 SFR is read (by the
		8XC576 software).
USC.0)BF	Output Buffer Full flag - set

The IBF and OBF flag bits reflect the status of the input/output buffers. The host CPU writes to the 8XC576 by driving data on the external bus connected to port 0 and strobing the WR# pin while CS#=0. The WR# strobe latches port 0 data in the input buffer and sets the IBF flag on the trailing (rising) edge. When the 8XC576 reads from port 0 in UPI

by hardware during writes

port 0 SFR, cleared by

CS#=0 and A0=0.

hardware on the trailing

(rising) edge of RD# when

(by 8XC576 software) to the

mode, it reads from the input buffer and clears the IBF. When the 8XC576 writes to port 0 in UPI mode, it writes to the output buffer which sets the OBF. The host CPU can read the output buffer or the UCS register enabling the port 0 drivers, the OBF flag is cleared when the output buffer is read.

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the Logic Symbol, page 741.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

IDLE MODE

In idle mode, the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

POWER-DOWN MODE

In the power-down mode, the oscillator is stopped and the instruction to invoke power-down is the last instruction executed. Only the contents of the on-chip RAM are preserved. The control bits for the reduced power modes are in the special function register PCON. Power-down mode can be terminated with either a hardware reset or external interrupt. With an external interrupt INTO or INT1 must be enabled and configured as level sensitive. Holding the pin low restarts to oscillator and bringing the pin back high completes the exit.

DESIGN CONSIDERATIONS

At power-on, the voltage on V_{CC} must come up with HST low for a proper start-up.

Table 2 shows the state of I/O ports during low current operating modes.

83C576/87C576

Table 2. External Pin Status During Idle and Power-Down Modes

MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
Idle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Fioat	Data	Data	Data

ROM CODE SUBMISSION

When submitting ROM code for the 83C576, the following must be specified:

- 1. 8k byte user ROM data
- 2. 32 byte ROM encryption key
- 3. ROM security bits
- 4. The watchdog timer parameters.

ADDRESS	CONTENT	BIT(S)	COMMENT
0000H to 1FFFH	DATA	7:0	User ROM Data
2000H to 201FH	KEY	7:0	ROM Encryption Key FFH = no encryption
2020H	SEC	0	ROM Security Bit 1
2020H	SEC	1	ROM Security Bit 2 0 = enable security 1 = disable security
2030H	WMOD	0	Watchdog mode bit; 00H = timer mode 01H = watchdog mode
2031H	PRE2:0	2:0	Watchdog prescaler selection; 00H = divide by 12 × 64 07H = divide by 12 × 64 × 128 (see specification)
2032H	WD	7:0	Watchdog autoload value (see specification)

Security Bit 1: When programmed, this bit has two effects on masked ROM parts:

- 1. External MOVC is disabled, and
- 2. EA# is latched on Reset.

Security Bit 2: When programmed, this bit inhibits Verify User ROM.

ABSOLUTE MAXIMUM RATINGS^{1, 2, 3}

PARAMETER	RATING	UNIT
Operating temperature under bias	-55 to +125	
Storage temperature range	-65 to +150	. °C
Voltage on EA/V _{PP} pin to V _{SS}	0 to +13.0	V
Voltage on any other pin to V _{SS}	-0.5 to +6.5	V
Maximum I _{OL} per I/O pin	15	mA
Power dissipation (based on package heat transfer limitations, not device power consumption)	1.5	w

NOTES:

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.

2. This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static

charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima. Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to Vss unless otherwise noted.

83C576/87C576

DC ELECTRICAL CHARACTERISTICS

 T_{amb} = 0°C to +70°C and -40°C to +125°C, V_{CC} = 5V ±20%, V_{SS} = 0V

ĺ		TEST		LIMITS		
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP1	MAX	UNIT
V _{IL}	input low voltage (Ports 0, 2, 3, except 3.2, 3.3)		-0.5		0.5V _{CC} -0.6	٧
V _{IL1}	Input low voltage (Ports 1, 3.2, 3.3)		-0.5		0.65V _{CC} -0.5	٧
V _{IL2}	Input low voltage (EA)		0		0.2V _{CC} -0.45	٧
V _{IL3}	Input low voltage (XTAL1, RST)		-0.5		0.2V _{CC} -0.1	٧
V _{IH}	Input high voltage (Ports 0, 2, 3, except 3.2, 3.3)		0.5V _{CC} +0.8		V _{CC} +0.5	V
V _{IH1}	Input high voltage (Ports 1, 3.2, 3.3)		0.8V _{CC} +0.3		V _{CC} +0.5	٧
V _{IH2}	Input high voltage (EA)		0.2V _{CC} +0.9		V _{CC} +0.5	٧
V _{IH3}	Input high voltage (XTAL1, RST)		0.7V _{CC}		V _{CC} +0.5	٧
HYS	Hysteresis (Ports 0, 2, 3, except 3.2, 3.3)		200			mV
HYS1	Hysteresis (Ports 1, 3.2, 3.3)		50			mV
Vol	Output voltage low (Ports 1, 2, 3, except 3.1)	I _{OL} = 1.6mA			0.45	٧
V _{OL1}	Output voltage low (Ports 0, ALE, PSEN)	I _{OL} = 3.2mA			0.45	٧
V _{OL2}	Output voltage low P3.1 with bit cleared P3.1 with bit set	I _{OL} = 10.0mA I _{OL} = 1.6mA			0.50 0.45	V V
V _{ОН}	Output voltage high (Ports 1, 2, 3, except P3.1)	l _{OH} = -30μΑ l _{OH} = -10μΑ	V _{CC} -0.7 V _{CC} -0.3			V
V _{OH1}	Output voltage high (Port 0 in external bus mode, ALE, PSEN)	l _{OH} = -3.2mA l _{OH} = -200μA	V _{CC} -0.7 V _{CC} -0.3			V V
V _{OH2}	Output voltage high P3.1 with bit cleared P3.1 with bit set	I _{OH} = -10.0mA I _{OH} = -1.6mA	V _{CC} -1.5 V _{CC} -1.5			>
V _{IO}	Offset voltage comparator inputs		-35		+35	mV
V _{CR}	Common mode range comparator inputs		0		Vcc	٧
I _{IL}	Logical 0 input current (Ports 1, 2, 3, except 3.1)	V _{IN} = 0.45V			-75	μА
ŀπ	Logical 1-to-0 transition current (Ports 2, 3, except 3.1, 3.2, 3.3) 4	See Note 4			-600	μА
l _{TL1}	Logical 1-to-0 transition current (Ports 1, 3.2, 3.3)	See Note 4			-450	μА
l _{L1}	Input leakage current (Port 0, Port2 in open drain mode)9	0.45 < V _{IN} < V _{CC}	2		40	μΑ
l _{L2}	input leakage current (EA, P3.1)	0.45 < V _{IN} < V _{CC}	-10		+10	μΑ
ILC	Input leakage current comparator inputs	0 < V _{IN} < V _{CC}	-1.0		+1.0	μΑ
lcc _	Power supply current: ⁷ Active mode @ 16MHz ⁵ Idle mode @ 16MHz Power-down mode	See note 6		20 8 5	30 12 75	mA mA μA
R _{RST}	Internal reset pull-up resistor	V _{IN} = 0V	50		200	kΩ
V _{LOW}	Low V _{CC} detect voltage		4.0		4.45	٧
C _{IO}	Pin capacitance ¹⁰	f = 1MHz			10	pF

NOTES: (SEE NEXT PAGE)

83C576/87C576

NOTES TO THE DC ELECTRICAL CHARACTERISTICS TABLE:

Typical ratings are not guaranteed. The values listed are at room temperature, 5V.

2. Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the Vols of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. IOL can exceed these conditions provided that no single output sinks more than 5mA and no more than two outputs exceed the test conditions.

3. Capacitive loading on ports 0 and 2 may cause the V_{OH} on ALE and PSEN to momentarily fall below the 0.9V_{CC} specification when the

address bits are stabilizing.

Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when VIN is between VIH and VIL

I_{CC}MAX at other frequencies can be determined from Figure 30.

- See Figures 30 through 34 for I_{CC} test conditions.

 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
- 8. Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows:

Maximum IOL per port pin:

10mA

Maximum IOL per 8-bit port:

26mA 71mA

Maximum total IOL for all outputs:

If IoL exceeds the test condition, Vol may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

Specification applies to Port 2 when P2OD bit is set.

10.15pF MAX for the EA/V_{PP} and P0.0 pins.

A/D CONVERTER DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = -40$ °C to +125°C, $V_{CC} = 5V \pm 10$ %

		TEST	LIN		
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
AV _{CC}	Analog supply voltage	$AV_{CC} = V_{CC} \pm 0.2$	4.0	6.0	V
Alcc	Analog supply current			1.2	mA
AE	Absolute voltage error			±3	LSB

83C576/87C576

AC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0$ °C to +70°C and -40°C to +125°C, $V_{CC} = 5V \pm 20$ %, $V_{SS} = 0V^{1, 2}$

			VARIABL	VARIABLE CLOCK		
SYMBOL	FIGURE	PARAMETER	MIN	MAX	UNIT	
1/tolol	8XC576 E		6	16	MHz	
DSCF		Oscillator fail detect frequency	0.6	5.5	MHz	
ΓR		Comparator response time		10	μs	
LHLL	23	ALE pulse width	2t _{CLCL} -40		ns	
AVLL	23	Address valid to ALE low	t _{CLCL} -25		ns	
LLAX	23	Address hold after ALE low	t _{CLCL} -25		ns	
LLIV	23	ALE low to valid instruction in		4t _{CLCL} -75	ns	
LLPL	23	ALE low to PSEN low	t _{CLCL} -25		ns	
PLPH	23	PSEN pulse width	3t _{CLCL} -45		ns	
PLIV	23	PSEN low to valid instruction in		3t _{CLCL} -70	ns	
PXIX	23	Input instruction hold after PSEN	0		ns	
PXIZ	23	Input instruction float after PSEN		t _{CLCL} -25	ns	
AVIV	23	Address to valid instruction in		5t _{CLCL} -85	ns	
PLAZ	23	PSEN low to address float		10	ns	
Data Memo	ry				<u> </u>	
RLRH	24, 25	RD pulse width	6t _{CLCL} -100	-	ns	
WLWH	24, 25	WR pulse width	6t _{CLCL} -100		ns	
RLDV	24, 25	RD low to valid data in	0202	5t _{CLCL} -110	ns	
RHDX	24, 25	Data hold after RD	0	- OLOL	ns	
RHDZ	24, 25	Data float after RD		2t _{CLCL} -28	ns	
LLDV	24, 25	ALE low to valid data in		8t _{CLCL} -150	ns	
AVDV	24, 25	Address to valid data in		9t _{CLCL} -165	ns	
LLWL	24, 25	ALE low to RD or WR low	3t _{CLCL} -50	3t _{CLCL} +50	ns	
AVWL	24, 25	Address valid to WR low or RD low	4t _{CLCL} -75		ns	
QVWX	24, 25	Data valid to WR transition	t _{CLCL} -30		ns	
WHQX	24, 25	Data hold after WR	t _{CLCL} -25		ns	
RLAZ	24, 25	RD low to address float		0	ns	
WHLH	24, 25	RD or WR high to ALE high	t _{CLCL} -25	t _{CLCL} +25	ns	
External Ci	ock		-0101 -0	1 4000.120	L 113	
снсх	27	High time	12	T	ns	
CLCX	27	Low time	12		ns	
CLCH	. 27	Rise time		20	ns	
CHCL	27	Fall time		20	ns	
Shift Regis	ter				L 113	
XLXL	26	Serial port clock cycle time	12t _{CLCL}	Ţ · · · · · · · · · · · · · · · · · · ·	ns	
QVXH	26	Output data setup to clock rising edge	10t _{CLCL} -133	 	ns	
XHQX	26	Output data hold after clock rising edge	2t _{CLCL} -60		ns	
XHDX	26	Input data hold after clock rising edge	- 0		ns	
XHDV	26	Clock rising edge to input data valid		10t _{CLCL} -133	113	

Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
 Interfacing the 80C32/52 to devices with float times up to 45ns is permitted. This limited bus contention will not cause damage to Port 0

Philips Semiconductors Microcontroller Products

CMOS single-chip 8-bit microcontroller

83C576/87C576

UPI AC ELECTRICAL CHARACTERISTICS

 $T_{amb} = -40$ °C to +125°C, AV_{CC} = V_{CC} = 5V ±20%

SYMBOL	PARAMETER	MIN	MAX	UNIT
t _{AR}	CS#, A setup to RD#	0		ns
t _{RA}	CS#, A hold after RD#	0		ns
t _{RR}	RD# pulse width	60		กร
t _{AD}	CS#, A to data out delay		70	ns
t _{RD}	RD# to data out delay		60	ns
t _{DF}	RD# to data float delay		5	ns
t _{AW}	CS#, A setup to WR#	0		ns
t _{WA}	CS#, A hold after WR#	0		ns
tww	WR# pulse width	60		ns
t _{DW}	Data setup to WR#	60		ns
two	Data hold after WR#	0		ns

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

A - Address C - Clock

D - Input data H - Logic level high

I - Instruction (program memory contents)

L - Logic level low, or ALE

P - PSEN
Q - Output data
R - RD signal
t - Time

V - Valid W- WR signal


X - No longer a valid logic level

Z - Float

Examples: t_{AVLL} = Time for address valid to


ALE low.


t_{LLPL} =Time for ALE low to PSEN low.





February 1994


803



















83C576/87C576











83C576/87C576

EPROM CHARACTERISTICS

To put the 87C576 in the EPROM programming mode, PSEN must be held high during power up, then driven low with reset active. The 87C576 is programmed by using a modified Quick-Pulse Programming™ algorithm. It differs from older methods in the value used for V_{PP} (programming supply voltage) and in the width and number of the ALE/PROG pulses.

The 87C576 contains two signature bytes that can be read and used by an EPROM programming system to identify the device. The signature bytes identify the device as an 87C576 manufactured by Philips.

Table 3 shows the logic levels for reading the signature byte, and for programming the program memory, the encryption table, and the security bits. The circuit configuration and waveforms for quick-pulse programming are shown in Figures 35 and 36. Figure 37 shows the circuit configuration for normal program memory verification.

On-Board Programming (OBP)

The On-Board Programming facility consists of a series of internal hardware resources coupled with internal firmware to facilitate remote programming of the 87C576 through the serial port.

The OBP function is invoked by having the EAV_{PP} pin at the V_{PP} voltage level at the time that the part exits reset. the OBP function only requires that the TxD, RxD, V_{SS}, V_{CC}, and V_{PP} pins be connected to an external circuit in order to use this feature.

The OBP feature provides for the use of a wide range of baud rates independent of the oscillator frequency used. It is also adaptable to a wide range of oscillator frequencies. The OBP facility provides for both auto-echo and no-echo of received characters. The OBP feature requires that an initial character, either an uppercase U or a 5 be sent to the 87C576 to establish the baud rate to be used. This character also indicates whether an auto-echo (a U) or no-echo (a 5) is to be used.

Once baud rate initialization has been performed, the OBP facility only accepts Intel Hex records. The record-type field of these hex records are used to indicate either commands or data for the OBP facility. The maximum number of data bytes in a record is

limited to 16 (decimal). These commands/data are summarized below:

Record Type	Command/Data Function
00	Data record, programs the part with data indicated in record starting with load address in the record
01	EOF record, no operation
02	Specify timing parameters - rec length = 3 bytes - load address = 0000 - 1st byte = timer count for 50µs programming pulse - 2nd byte = timer count for 10µs delay between pulses - 3rd byte = 0AH
03	Program security bits - rec length = 1 byte - load address = 0000 - 1st byte = sec bit values (xxx xxB2B1)
04	Display contents of USER EPROM array - rec length = 00 - load address = 0000
05	Verify security bit status - rec length = 00 - load address = 0000
06	Pulse timing test, pulses P3.2 for timing verification - rec length = 00 - load address = 0000

Quick-Pulse Programming

The setup for microcontroller quick-pulse programming is shown in Figure 35. Note that the 87C576 is running with a 4 to 6MHz oscillator. The reason the oscillator needs to be running is that the device is executing internal address and program data transfers.

The address of the EPROM location to be programmed is applied to ports 1 and 2, as shown in Figure 35. The code byte to be programmed into that location is applied to port 0. RST, PSEN and pins of ports 2 and 3 specified in Table 3 are held at the 'Program Code Data' levels indicated in Table 3. The ALE/PROG is pulsed low 25 times as shown in Figure 36.

To program the encryption table, repeat the 25 pulse programming sequence for addresses 0 through 1FH, using the 'Pgm

Encryption Table' levels. Do not forget that after the encryption table is programmed, verification cycles will produce only encrypted data.

To program the security bits, repeat the 25 pulse programming sequence using the 'Pgm Security Bit' levels. After one security bit is programmed, further programming of the code memory and encryption table is disabled. However, the other security bit can still be programmed.

Note that the EAV_{PP} pin must not be allowed to go above the maximum specified V_{PP} level for any amount of time. Even a narrow glitch above that voltage can cause permanent damage to the device. The V_{PP} source should be well regulated and free of glitches and overshoot.

Program Verification

If security bit 2 has not been programmed, the on-chip program memory can be read out for program verification. The address of the program memory locations to be read is applied to ports 1 and 2 as shown in Figure 37. The other pins are held at the 'Verify Code Data' levels indicated in Table 3. The contents of the address location will be emitted on port 0. External pull-ups are required on port 0 for this operation.

If the encryption table has been programmed, the data presented at port 0 will be the exclusive NOR of the program byte with one of the encryption bytes. The user will have to know the encryption table contents in order to correctly decode the verification data. The encryption table itself cannot be read out.

Reading the Signature Bytes

The signature bytes are read by the same procedure as a normal verification of locations 030H and 031H, except that P3.6 and P3.7 need to be pulled to a logic low. The values are:

(030H) = 15H indicates manufactured by Philips

(B0H) = B6H indicates 87C576

Program/Verify Algorithms

Any algorithm in agreement with the conditions listed in Table 3, and which satisfies the timing specifications, is suitable.

[™]Trademark phrase of Intel Corporation.

83C576/87C576

Erasure Characteristics

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelengths shorter than approximately 4,000 angstroms. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room level fluorescent lighting) could cause inadvertent

erasure. For this and secondary effects, it is recommended that an opaque label be placed over the window. For elevated temperature or environments where solvents are being used, apply Kapton tape Fluorglas part number 2345-5, or equivalent.

The recommended erasure procedure is exposure to ultraviolet light (at 2537

angstroms) to an integrated dose of at least 15W-s/cm². Exposing the EPROM to an ultraviolet lamp of 12,000µW/cm² rating for 20 to 39 minutes, at a distance of about 1 inch, should be sufficient.

Erasure leaves the array in an all 1s state.

Table 3. **EPROM Programming Modes**

MODE	RST	PSEN	ALE/PROG	EA/V _{PP}	P2.7	P2.6	P3.7	P3.6
Read signature	0	0	1	1	0	0	0	0
Program code data	0	0	0*	V _{PP}	1	0	1	1
Verify code data	0	0	1	1	0	0	1	1
Pgm encryption table	0	0	0*	V _{PP}	. 1	0	1	0
Pgm security bit 1	0	0	0*	V _{PP}	1	1	1	1
Pgm security bit 2	0	0	0*	V _{PP}	1	1	0	0


NOTES:


^{&#}x27;0' = Valid low for that pin, '1' = valid high for that pin.


 $V_{PP} = 12.75V \pm 0.25V.$

 ^{3.} V_{CC} = 5V±10% during programming and verification.
 ALE/PROG receives 25 programming pulses while V_{PP} is held at 12.75V. Each programming pulse is low for 100μs (±10μs) and high for a minimum of 10µs.

83C576/87C576







83C576/87C576

EPROM PROGRAMMING AND VERIFICATION CHARACTERISTICS

 T_{amb} = 21°C to +27°C, V_{CC} = 5V±10%, V_{SS} = 0V (See Figure 38)

SYMBOL	PARAMETER	MIN	MAX	UNIT
V _{PP}	Programming supply voltage	12.5	13.0	V
Ірр	Programming supply current		50	mA
1/t _{CLCL}	Oscillator frequency	4	6	MHz
tAVGL	Address setup to PROG low	48t _{CLCL}		
t _{GHAX}	Address hold after PROG	48t _{CLCL}		
t _{DVGL}	Data setup to PROG low	48t _{CLCL}		
t _{GHDX}	Data hold after PROG	48t _{CLCL}		
t _{EHSH}	P2.7 (ENABLE) high to V _{PP}	48t _{CLCL}		
tsHGL	V _{PP} setup to PROG low	10		μs
t _{GHSL}	V _{PP} hold after PROG	10		μs
t _{GLGH}	PROG width	90	110	μs
tavov	Address to data valid		48t _{CLCL}	
t _{ELQZ}	ENABLE low to data valid		48t _{CLCL}	
t _{EHQZ}	Data float after ENABLE	0	48t _{CLCL}	
^t GHGL	PROG high to PROG low	10		μs

