NEC

MOS INTEGRATED CIRCUIT

μPD431636L

1M-BIT CMOS SYNCHRONOUS FAST SRAM
32K-WORD BY 36-BIT
PIPELINED OPERATION

Description

The μPD431636L is a 32,768-word by 36-bit synchronous static RAM fabricated with advanced CMOS technology using N-channel four-transistor memory cell.

The μPD431636L integrates unique synchronous peripheral circuitry, 2-bit burst counter and output buffer as well as SRAM core. All input registers are controlled by a positive edge of the single clock input (CLK).

The μPD431636L is suitable for applications which require synchronous operation, high speed, low voltage, high density and wide bit configuration, such as cache and buffer memory.

ZZ has to be set LOW at the normal operation. When ZZ is set HIGH, the SRAM enters Power Down State ("Sleep"). In the "Sleep" state, the SRAM internal state is preserved. When ZZ is set LOW again, the SRAM resumes normal operation.

★ The μPD431636LGF is packaged in 100-pin plastic LQFP with a 1.4 mm package thickness for high density and low capacitive loading.

Features

- 3.3 V (Chip) / 3.3 V or 2.5 V (I/O) Supply
- Synchronous Operation
- Internally self-timed Write control
- Burst Read / Write: Interleaved Burst and Linear Burst Sequence
- Fully Registered Inputs and Outputs for Pipelined operation
- All Registers triggered off Positive Clock Edge
- 3.3 V or 2.5 V LVTTL Compatible : All Inputs and Outputs
- Fast Clock Access Time: 4.6 ns (150 MHz), 5 ns (133 MHz)
- Asynchronous Output Enable: /G
- Burst Sequence Selectable: MODE
- Sleep Mode: ZZ (ZZ = Open or Low : Normal Operation)
- Separate Byte Write Enable: /BW1 - /BW4, /BWE
  Global Write Enable: /GW
- Three Chip Enables for Easy Depth Expansion
- Common I/O Using Three State Outputs

★ **Ordering Information**

Part number	Access Time	Clock frequency	Package
μPD431636LGF-A6	4.6 ns	150 MHz	100-pin plastic LQFP (14x20 mm)
μPD431636LGF-A7	5.0 ns	133 MHz	100-pin plastic LQFP (14x20 mm)

**The information in this document is subject to change without notice.**

The mark ★ shows major revised points.

Pin Configuration(Marking Side)

/xxx indicates active low signal.

★

100-pin plastic LQFP (14 x 20 mm)
[μPD431636LGF]

Top pins (left to right, 100–81): A6, A7, /CE, CE2, /BW4, /BW3, /BW2, /BW1, /CE2, VDD, Vss, CLK, /GW, /BWE, /G, /AC, /AP, /ADV, A8, A9

Left side pins (top to bottom, 1–30):
1 I/OP3
2 I/O17
3 I/O18
4 VDDQ
5 VssQ
6 I/O19
7 I/O20
8 I/O21
9 I/O22
10 VssQ
11 VDDQ
12 I/O23
13 I/O24
14 NC
15 VDD
16 NC
17 Vss
18 I/O25
19 I/O26
20 VDDQ
21 VssQ
22 I/O27
23 I/O28
24 I/O29
25 I/O30
26 VssQ
27 VDDQ
28 I/O31
29 I/O32
30 I/OP4

Right side pins (top to bottom, 80–51):
80 I/OP2
79 I/O16
78 I/O15
77 VDDQ
76 VssQ
75 I/O14
74 I/O13
73 I/O12
72 I/O11
71 VssQ
70 VDDQ
69 I/O10
68 I/O9
67 Vss
66 NC
65 VDD
64 ZZ
63 I/O8
62 I/O7
61 VDDQ
60 VssQ
59 I/O6
58 I/O5
57 I/O4
56 I/O3
55 VssQ
54 VDDQ
53 I/O2
52 I/O1
51 I/OP1

Bottom pins (left to right, 31–50): MODE, A5, A4, A3, A2, A1, A0, NC, NC, Vss, VDD, NC, NC, A10, A11, A12, A13, A14, NC, NC

Pin Identification

Symbol	Pin No.	Description
A0 - A14	37, 36, 35, 34, 33, 32, 100, 99, 82, 81, 44, 45, 46, 47, 48	Synchronous Address Input
I/O1 - I/O32	52, 53, 56, 57, 58, 59, 62, 63, 68, 69, 72, 73, 74, 75, 78, 79, 2, 3, 6, 7, 8, 9, 12, 13, 18, 19, 22, 23, 24, 25, 28, 29	Synchronous Data In, Synchronous / Asynchronous Data Out
/OP1 - I/OP4	1, 30, 51, 80	Synchronous Data In (Parity), Synchronous / Asynchronous Data Out (Parity)
/ADV	83	Synchronous Burst Address Advance Input
/AP	84	Synchronous Address Status Processor Input
/AC	85	Synchronous Address Status Controller Input
/CE, CE2, /CE2	98, 97, 92	Synchronous Chip Enable Input
/BW1 - /BW4, /BWE	93, 94, 95, 96, 87	Synchronous Byte Write Enable Input
/GW	88	Synchronous Global Write Input
/G	86	Asynchronous Output Enable Input
CLK	89	Clock Input
MODE	31	Asynchronous Burst Sequence Select Input Have to be tied to V_{DD} or V_{SS} during normal operation
ZZ	64	Asynchronous Power Down State Input
V_{DD}	15, 41, 65, 91	Power Supply
V_{SS}	17, 40, 67, 90	Ground
$V_{DD}Q$	4, 11, 20, 27, 54, 61, 70, 77	Output Buffer Power Supply
$V_{SS}Q$	5, 10, 21, 26, 55, 60, 71, 76	Output Buffer Ground
NC	14, 16, 38, 39, 42, 43, 49, 50, 66	No Connection

Block Diagram

Burst Sequence

Interleaved Burst Sequence Table (MODE = Open or V$_{DD}$)

External Address	A14 - A2, A1, A0
1st Burst Address	A14 - A2, A1, /A0
2nd Burst Address	A14 - A2, /A1, A0
3rd Burst Address	A14 - A2, /A1, /A0

Linear Burst Sequence Table (MODE = V$_{SS}$)

External Address	A14 - A2, 0, 0	A14 - A2, 0, 1	A14 - A2, 1, 0	A14 - A2, 1, 1
1st Burst Address	A14 - A2, 0, 1	A14 - A2, 1, 0	A14 - A2, 1, 1	A14 - A2, 0, 0
2nd Burst Address	A14 - A2, 1, 0	A14 - A2, 1, 1	A14 - A2, 0, 0	A14 - A2, 0, 1
3rd Burst Address	A14 - A2, 1, 1	A14 - A2, 0, 0	A14 - A2, 0, 1	A14 - A2, 1, 0

Asynchronous Truth Table

Operation	/G	I/O
Read Cycle	L	Dout
Read Cycle	H	Hi-Z
Write Cycle	X	Hi-Z, Din
Deselected	X	Hi-Z

Remark X means "don't care."

Synchronous Truth Table

Operation	/CE	CE2	/CE2	/AP	/AC	/ADV	/WRITE	CLK	Address
Deselected **Note**	H	X	X	X	L	X	X	L → H	N/A
Deselected **Note**	L	L	X	L	X	X	X	L → H	N/A
Deselected **Note**	L	X	H	L	X	X	X	L → H	N/A
Deselected **Note**	L	L	X	H	L	X	X	L → H	N/A
Deselected **Note**	L	X	H	H	L	X	X	L → H	N/A
Read Cycle / Begin Burst	L	H	L	L	X	X	X	L → H	External
Read Cycle / Begin Burst	L	H	L	H	L	X	H	L → H	External
Read Cycle / Continue Burst	X	X	X	H	H	L	H	L → H	Next
Read Cycle / Continue Burst	H	X	X	X	H	L	H	L → H	Next
Read Cycle / Suspend Burst	X	X	X	H	H	H	H	L → H	Current
Read Cycle / Suspend Burst	H	X	X	X	H	H	H	L → H	Current
Write Cycle / Begin Burst	L	H	L	H	L	X	L	L → H	External
Write Cycle / Continue Burst	X	X	X	H	H	L	L	L → H	Next
Write Cycle / Continue Burst	H	X	X	X	H	L	L	L → H	Next
Write Cycle / Suspend Burst	X	X	X	H	H	H	L	L → H	Current
Write Cycle / Suspend Burst	H	X	X	X	H	H	L	L → H	Current

Note Deselect status is held until new "Begin Burst" entry.

Remarks 1. X means "don't care."

     2. /WRITE=L means any one or more byte write enables (/BW1, /BW2, /BW3 or /BW4) and /BWE are LOW or /GW is LOW.

     /WRITE=H means the following two cases.

        (1) /BWE and /GW are HIGH.

        (2) /BW1, /BW2, /BW3, /BW4 and /GW are HIGH, and /BWE is LOW.

Partial Truth Table for Write Enables

Operation	/GW	/BWE	/BW1	/BW2	/BW3	/BW4
Read Cycle	H	H	X	X	X	X
Read Cycle	H	L	H	H	H	H
Write Cycle / Byte 1 Only	H	L	L	H	H	H
Write Cycle / All Bytes	H	L	L	L	L	L
Write Cycle / All Bytes	L	X	X	X	X	X

Remark X means "don't care."

Pass-Through Truth Table

Previous Cycle				Present Cycle						Next Cycle
Operation	Add	/WRITE	I/O	Operation	Add	/CEs	/WRITE	/G	I/O	Operation
Write Cycle	Ak	L	Dn(Ak)	Read Cycle (Begin Burst)	Am	L	H	L	Q1(Ak)	Read Q1(Am)
				Deselected	-	H	X	X	Hi-Z	No Carry Over from Previous Cycle

Remarks **1.** X means "don't care."

2. /WRITE=L means any one or more byte write enables (/BW1, /BW2, /BW3 or /BW4) and /BWE are LOW or /GW is LOW.

/WRITE=H means the following two cases.

(1) /BWE and /GW are HIGH.

(2) /BW1, /BW2, /BW3, /BW4 and /GW are HIGH, and /BWE is LOW.

/CEs=L means /CE is LOW, /CE2 is LOW and CE2 is HIGH.

/CEs=H means /CE is HIGH or /CE2 is HIGH or CE2 is LOW.

ZZ (Sleep) Truth Table

ZZ	Chip Status
$\leq$ 0.2 V	Active
Open	Active
$\geq$ V_{DD} – 0.2 V	Sleep

Electrical Specifications

Absolute Maximum Ratings

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	Note
Supply voltage	V_{DD}		−0.5		+4.6	V	
Output supply voltage	V_{DDQ}		−0.5		V_{DD}	V	
Input voltage	V_{IN}		−0.5		V_{DD} + 0.5	V	1, 2
Input / Output voltage	$V_{I/O}$		−0.5		V_{DDQ} + 0.5	V	1, 2
Power dissipation	P_D		−		1.6	W	
Operating ambient temperature	T_A		0		+70	°C	
Storage temperature	T_{stg}		−55		+125	°C	

Notes 1. −2.0 V (MIN.)(Pulse width : 2 ns)

2. V_{DDQ} + 2.3 V (MAX.)(Pulse width : 2 ns)

Caution **Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.**

Recommended DC Operating Conditions (T_A = 0 to 70 °C)
for 2.5 V LVTTL interface

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Supply voltage	V_{DD}		3.135	3.3	3.465	V
Output supply voltage	V_{DDQ}		2.375	2.5	2.9	V
High level input voltage	V_{IH}		1.7		V_{DDQ} + 0.3	V
Low level input voltage	V_{IL}		−0.3 **Note**		+0.7	V

Note −0.8 V (MIN.)(Pulse width : 2 ns)

for 3.3 V LVTTL interface

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Supply voltage	V_{DD}		3.135	3.3	3.465	V
Output supply voltage	V_{DDQ}		3.135	3.3	3.465	V
High level input voltage	V_{IH}		2.0		V_{DDQ} + 0.3	V
Low level input voltage	V_{IL}		−0.3 **Note**		+0.8	V

Note −0.8 V (MIN.)(Pulse width : 2 ns)

Capacitance (T_A = 25 °C, f = 1 MHz)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C_{IN}	V_{IN} = 0 V			4	pF
Input / Output capacitance	$C_{I/O}$	$V_{I/O}$ = 0 V			7	pF
Clock input capacitance	C_{clk}	V_{clk} = 0 V			4	pF

Remark These parameters are periodically sampled and not 100% tested.

DC Characteristics (T$_A$ = 0 to 70 °C, V$_{DD}$ = 3.3 V ± 0.165 V)

Parameter	Symbol	Test condition		MIN.	TYP.	MAX.	Unit	Note
Input leakage current	I$_{LI}$	V$_{IN}$ (except ZZ, MODE) = 0 V to V$_{DD}$		−2		+2	μA	
		ZZ, MODE = 0 V or V$_{DD}$		−5		+5		
I/O leakage current	I$_{LO}$	V$_{I/O}$ = 0 V to V$_{DD}$Q, Outputs are disabled.		−2		+2	μA	
Operating supply current	I$_{CC}$	Device selected, Cycle = MAX.	-A6			220	mA	
		V$_{IN}$ ≤ V$_{IL}$ or V$_{IN}$ ≥ V$_{IH}$, I$_{I/O}$ = 0 mA	-A7			200		
	I$_{CC1}$	Suspend cycle, Cycle = MAX.	-A6			60		
		/AC, /AP, /ADV, /GW, /BWEs ≥ V$_{IH}$ V$_{IN}$ ≤ V$_{IL}$ or V$_{IN}$ ≥ V$_{IH}$, I$_{I/O}$ = 0 mA	-A7			50		
Standby supply current	I$_{SB}$	Device deselected, Cycle = 0 MHz V$_{IN}$ ≤ V$_{IL}$ or V$_{IN}$ ≥ V$_{IH}$, All inputs are static.				35	mA	
	I$_{SB1}$	Device deselected, Cycle = 0 MHz V$_{IN}$ ≤ 0.2 V or V$_{IN}$ ≥ V$_{DD}$ − 0.2 V V$_{I/O}$ ≤ 0.2 V, All inputs are static.			0.5	20		
	I$_{SB2}$	Device deselected, Cycle = MAX. V$_{IN}$ ≤ V$_{IL}$ or V$_{IN}$ ≥ V$_{IH}$			50	140		
Power down supply current	I$_{SBZZ}$	ZZ ≥ V$_{DD}$ − 0.2 V, V$_{I/O}$ ≤ V$_{DD}$Q + 0.2 V			0.5	20	mA	
2.5 V LVTTL interface								
High level output voltage	V$_{OH}$	I$_{OH}$ = −2.0 mA		2.1			V	
Low level output voltage	V$_{OL}$	I$_{OL}$ = +2.0 mA				0.3	V	
3.3 V LVTTL interface								
High level output voltage	V$_{OH}$	I$_{OH}$ = −4.0 mA		2.4			V	
Low level output voltage	V$_{OL}$	I$_{OL}$ = +8.0 mA				0.4	V	

AC Characteristics (T$_A$ = 0 to 70 °C, V$_{DD}$ = 3.3 V ± 0.165 V)

AC Test Conditions

 2.5 V LVTTL Interface

★   **Input waveform (Rise / Fall time ≤ 2.4 ns)**

| 2.4 V | 1.2 V ← Test points → 1.2 V |
| V$_{SS}$ | |

Output waveform

1.2 V ← Test points → 1.2 V

 3.3 V LVTTL Interface

Input waveform (Rise / Fall time ≤ 3.0 ns)

| 3.0 V | 1.5 V ← Test points → 1.5 V |
| V$_{SS}$ | |

Output waveform

1.5 V ← Test points → 1.5 V

Output load condition

C$_L$: 30 pF
    5 pF (TDC1, TDC2, TOLZ, TOHZ, TCZ)

Figure1 External load at test

V$_T$ = +1.2 V/+1.5 V

50 Ω

Z$_O$ = 50 Ω

I/O (Output)

C$_L$

Remark C$_L$ includes capacitances of the probe and jig, and stray capacitances.

Read and Write Cycle (2.5 V LVTTL Interface)

| Parameter		Symbol		-A6 (150 MHz)		-A7 (133 MHz)		Unit	Note
		Standard	Alias	MIN.	MAX.	MIN.	MAX.		
Cycle time		TKHKH	TCYC	6.6	–	7.5	–	ns	
Clock access time		TKHQV	TCD	–	4.6	–	5	ns	
Output enable access time		TGLQV	TOE	–	4.8	–	4.8	ns	
Clock high to output active		TKHQX1	TDC1	0	–	0	–	ns	
Clock high to output change		TKHQX2	TDC2	1.5	–	1.5	–	ns	
Output enable to output active		TGLQX	TOLZ	0	–	0	–	ns	
Output disable to output high-Z		TGHQZ	TOHZ	0	4.8	0	4.8	ns	
Clock high to output high-Z		TKHQZ	TCZ	1.5	5	1.5	5	ns	
Clock high pulse width		TKHKL	TCH	1.8	–	1.9	–	ns	
Clock low pulse width		TKLKH	TCL	1.8	–	1.9	–	ns	
Setup times	Address	TAVKH	TAS	2	–	2	–	ns	
	Address status	TADSVKH	TSS						
	Data in	TDVKH	TDS						
	Write enable	TWVKH	TWS						
	Address advance	TADVVKH	–						
	Chip enable	TEVKH	–						
Hold times	Address	TKHAX	TAH	0.5	–	0.5	–	ns	
	Address status	TKHADSX	TSH						
	Data in	TKHDX	TDH						
	Write enable	TKHWX	TWH						
	Address advance	TKHADVX	–						
	Chip enable	TKHEX	–						
Power down entry setup		TZZES	TZZES	5	–	5	–	ns	1
Power down entry hold		TZZEH	TZZEH	1	–	1	–	ns	1
Power down recovery setup		TZZRS	TZZRS	6	–	6	–	ns	1
Power down recovery hold		TZZRH	TZZRH	0	–	0	–	ns	1

Note 1. Although ZZ signal input is asynchronous, the signal must meet specified setup and hold times in order to be recognized.

Read and Write Cycle (3.3 V LVTTL Interface)

Parameter		Symbol		-A6 (150 MHz)		-A7 (133 MHz)		Unit	Note
		Standard	Alias	MIN.	MAX.	MIN.	MAX.		
Cycle time		TKHKH	TCYC	6.6	–	7.5	–	ns	
Clock access time		TKHQV	TCD	–	4.6	–	5	ns	
Output enable access time		TGLQV	TOE	–	4.8	–	4.8	ns	
Clock high to output active		TKHQX1	TDC1	0	–	0	–	ns	
Clock high to output change		TKHQX2	TDC2	1.5	–	1.5	–	ns	
Output enable to output active		TGLQX	TOLZ	0	–	0	–	ns	
Output disable to output high-Z		TGHQZ	TOHZ	0	4.8	0	4.8	ns	
Clock high to output high-Z		TKHQZ	TCZ	1.5	5	1.5	5	ns	
Clock high pulse width		TKHKL	TCH	2.5	–	2.5	–	ns	
Clock low pulse width		TKLKH	TCL	3	–	3	–	ns	
Setup times	Address	TAVKH	TAS	2.5	–	2.5	–	ns	
	Address status	TADSVKH	TSS						
	Data in	TDVKH	TDS						
	Write enable	TWVKH	TWS						
	Address advance	TADVVKH	–						
	Chip enable	TEVKH	–						
Hold times	Address	TKHAX	TAH	1	–	1	–	ns	
	Address status	TKHADSX	TSH						
	Data in	TKHDX	TDH						
	Write enable	TKHWX	TWH						
	Address advance	TKHADVX	–						
	Chip enable	TKHEX	–						
Power down entry setup		TZZES	TZZES	5	–	5	–	ns	1
Power down entry hold		TZZEH	TZZEH	1	–	1	–	ns	1
Power down recovery setup		TZZRS	TZZRS	6	–	6	–	ns	1
Power down recovery hold		TZZRH	TZZRH	0	–	0	–	ns	1

Note 1. Although ZZ signal input is asynchronous, the signal must meet specified setup and hold times in order to be recognized.

NEC

READ CYCLE

CLK

TKHKH

/AP

TADSVKH   TKHADSX

TKHKL   TKLKH

/AC

TADSVKH   TKHADSX

Address

TAVKH   TKHAX

A1   A2   A3

/ADV

TADVVKH   TKHADVX

/BWE
/BWs

TWVKH   TKHWX

/GW

TWVKH   TKHWX

/CEs**Note**

TEVKH   TKHEX

/G

Data In

TGLQV

TGHQZ   TKHQV

TGLQX   TKHQX2   TKHQZ

Data Out

Hi-Z   Q1(A1)   Q1(A2)   Q2(A2)   Q3(A2)   Q4(A2)   Q1(A2)

Note /CEs refers to /CE, CE2 and /CE2. When /CEs is LOW, /CE and /CE2 are LOW and CE2 is HIGH.
When /CEs is HIGH, /CE and /CE2 are HIGH and CE2 is LOW.

Remark Qn(A2) refers to output from address A2. Q1-Q4 refer to outputs according to burst sequence.

WRITE CYCLE

CLK

TKHKH

/AP

TADSVKH TKHADSX TKHKL TKLKH

/AC

TADSVKH TKHADSX

Address A1 A2 A3

TAVKH TKHAX

/ADV

TADVVKH TKHADVX

/BWE^Note1 /BWs

TWVKH TKHWX

/GW^Note1

TWVKH TKHWX

/CEs^Note2

TEVKH TKHEX

/G

Data In D1(A1) D1(A2) D2(A2) D2(A2) D3(A2) D4(A2) D1(A3) D2(A3) D3(A3)

TDVKH TKHDX

Data Out TGHQZ Hi-Z

Notes 1. All bytes WRITE can be initiated by /GW LOW or /GW HIGH and /BWE, /BW1-/BW4 LOW.
2. /CEs refers to /CE, CE2 and /CE2. When /CEs is LOW, /CE and /CE2 are LOW and CE2 is HIGH.
When /CEs is HIGH, /CE and /CE2 are HIGH and CE2 is LOW.

NEC

μ**PD431636L**

READ / WRITE CYCLE

CLK

TKHKH

TKHKL TKLKH

/AP

TADSVKH TKHADSX

/AC

TADSVKH TKHADSX

Address

TAVKH TKHAX

A1 A2 A3

/ADV

TADVVKH TKHADVX

/BWE**Note1**
/BWs

TWVKH TKHWX

/GW**Note1**

TWVKH TKHWX

/CEs**Note2**

TEVKH TKHEX

/G

Data In

TDVKH TKHDX

D1(A2)

Data Out

Hi-Z

TKHQV
TKHQX1
TGHQZ
TGLQX

Q1(A1)

Q1(A2) Q1(A3) Q2(A3) Q3(A3) Q4(A3)

Notes 1. All bytes WRITE can be initiated by /GW LOW or /GW HIGH and /BWE, /BW1-/BW4 LOW.

2. /CEs refers to /CE, CE2 and /CE2. When /CEs is LOW, /CE and /CE2 are LOW and CE2 is HIGH. When /CEs is HIGH, /CE and /CE2 are HIGH and CE2 is LOW.

POWER DOWN (ZZ) CYCLE

CLK	TKHKH, TKHKL, TKLKH
/AP	
/AC	
Address	A1 ... A2
/ADV	
/BWE /BWs	
/GW	
/CEs	
/G	
Data Out	Hi-Z, Q1(A1), Q1(A2)
ZZ	TZZEH, TZZES, TZZRH, TZZRS

Power Down (ISBZZ) State

STOP CLOCK CYCLE

Note $V_{IN} \leq 0.2$ V or $V_{IN} \geq V_{DD} - 0.2$ V, $V_{I/O} \leq 0.2$ V

Package Drawing

100 PIN PLASTIC LQFP (14 × 20)

detail of lead end

NOTE

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	22.0±0.2	0.866±0.008
B	20.0±0.2	$0.787^{+0.009}_{-0.008}$
C	14.0±0.2	$0.551^{+0.009}_{-0.008}$
D	16.0±0.2	0.630±0.008
F	0.825	0.032
G	0.575	0.023
H	$0.32^{+0.08}_{-0.07}$	0.013±0.003
I	0.13	0.005
J	0.65 (T.P.)	0.026 (T.P.)
K	1.0±0.2	$0.039^{+0.009}_{-0.008}$
L	0.5±0.2	$0.020^{+0.008}_{-0.009}$
M	$0.17^{+0.06}_{-0.05}$	0.007±0.002
N	0.10	0.004
P	1.4	0.055
Q	0.125±0.075	0.005±0.003
R	$3°^{+7°}_{-3°}$	$3°^{+7°}_{-3°}$
S	1.7 MAX.	0.067 MAX.

S100GF-65-8ET

Recommended Soldering Condition

Please consult with our sales offices for soldering conditions of the μPD431636L.

Type of Surface Mount Devices

★ μPD431636LGF : 100-pin plastic LQFP (14 x 20 mm)

NOTES FOR CMOS DEVICES

① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

[MEMO]