## 8-bit Proprietary Microcontroller

## CMOS

## F²MC-8L MB89680 Series

## MB89689/P689/W689/PV680

## ■ OUTLINE

The MB89680 series is a line of single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers contain a variety of peripheral functions such as dual-clock control system, four operating speed control stages, timers, PWM timer, a serial interface, a UART, an A/D converter, and an external interrupt.

## - FEATURES

- F²MC-8L family CPU core
- Dual-clock control system
- Maximum memory space: 64 Kbytes
- Minimum execution time: $0.5 \mu \mathrm{~s} / 8 \mathrm{MHz}$
- Interrupt processing time: $4.5 \mu \mathrm{~s} / 8 \mathrm{MHz}$
- I/O ports: max. 85 channels
- 21-bit timebase counter
- 8-bit PWM timer
- 8/16-bit timer
- UART
- Serial I/O with 1-byte buffer
- 8-bit A/D converter
- Pulse width counter
- Modem signal output
- External interrupts: 16 channels
- Power-on reset function
- Low-power consumption modes (subclock mode, watch mode, sleep mode, and stop mode)
- CMOS technology


## PACKAGE

100-pin Plastic QFP
(FPT-100P-M06)
(FPT-100C-A02)
(MQP-100C-P01)

## MB89680 Series

PRODUCT LINEUP

| Part number <br> Item | MB89689 | MB89P689 | MB89W689 | MB89PV680 |
| :---: | :---: | :---: | :---: | :---: |
| Classification | Mass-produced product (mask ROM product) | One-time PROM product | EPROM product | Piggyback/ evaluation product (for development) |
| ROM size | $60 \mathrm{~K} \times 8$ bits (internal mask ROM) | $\begin{aligned} & 60 \mathrm{~K} \times 8 \text { bits } \\ & \text { (internal PROM) } \end{aligned}$ | $60 \mathrm{~K} \times 8$ bits (internal EPROM) | $60 \mathrm{~K} \times 8$ bits (external ROM) |
| RAM size | $2.0 \mathrm{~K} \times 8$ bits |  |  |  |
| Instruction bit length | 8 bits |  |  |  |
| Instruction length | 1 byte to 3 bytes |  |  |  |
| Data bit length | 1, 8, 16 bits |  |  |  |
| Number of instructions | 136 |  |  |  |
| Clock generator | Built-in |  |  |  |
| Minimum execution time | $0.5 \mu \mathrm{~s} / 8 \mathrm{MHz}$ to $8 \mu \mathrm{~s} / 8 \mathrm{MHz}, 61 \mu \mathrm{~s} / 32.768 \mathrm{kHz}$ |  |  |  |
| Interrupt processing time | $4.5 \mu \mathrm{~s} / 8 \mathrm{MHz}$ to $72 \mu \mathrm{~s} / 8 \mathrm{MHz}, 562.5 \mu \mathrm{~s} / 32.768 \mathrm{kHz}$ |  |  |  |
| Ports ( ) indicate dual function ports | Output ports (N-ch open-drain): $21(8)$ <br> Output ports (CMOS): $8(0)$ <br> I/O ports (N-ch open-drain): $8(6)$ <br> I/O ports (CMOS): $48(29)$ <br> Total: $85(43)$ |  |  |  |
| 8-bit PWM timer | 8 bits $\times 1$ channel |  |  |  |
| 8/16-bit timer/counter | 8 bits $\times 2$ channels, or 16 bits $\times 1$ channel |  |  |  |
| 8-bit serial I/O | With 1-byte buffer $\times 1$ channel |  |  |  |
| 8-bit A/D converter | 8 bits $\times 8$ channels |  |  |  |
| UART | Full-duplex double buffer <br> Transfer data length: 6 bits to 8 bits 8 baud rates selectability, external clock available |  |  |  |
| Pulse width counter | 5-bit noise reduction circuit Pulse edge detectable and selectable (rising, falling, and both edges) |  |  |  |
| Software modem transmission circuit | 1200-bps/2400-bps modem output |  |  |  |
| External interrupt | 16 channels |  |  |  |
| Timebase timer | 21 bits |  |  |  |
| Watch prescaler | 15 bits |  |  |  |
| Standby mode | Watch mode, subclock mode, sleep mode, and stop mode |  |  |  |
| Process | CMOS |  |  |  |
| Power supply voltage* | 2.2 V to 6.0 V | 2.7 V to 6.0 V |  |  |
| EPROM for use |  |  |  | MBM27C512-20TV |

* : Varies with conditions such as the operating frequency. (See section "■ ELECTRICAL CHARACTERISTICS.")


## MB89680 Series

## PACKAGE AND CORRESPONDING PRODUCTS

| Package | MB89689 <br> MB89P689 | MB89W689 | MB89PV680 |
| :--- | :---: | :---: | :---: |
| FPT-100P-M06 | $\bigcirc$ | $\times$ | $\times$ |
| FPT-100C-A02 | $\times$ | $\bigcirc$ | $\times$ |
| MQP-100C-P01 | $\times$ | $\times$ | $\bigcirc$ |

$O$ : Available $\times$ : Not available
Note: For more information about each package, see section "■ Package Dimensions."

## - DIFFERENCES AMONG PRODUCTS

## 1. Memory Size

Before evaluating using the piggyback product, verify its differences from the product that will actually be used.

## 2. Current Consumption

In the case of the MB89PV680, add the current consumed by the EPROM which is connected to the top socket.
When operated at low speed, the product with an OTPROM or an EPROM will consume more current than the product with a mask ROM.
However, the current consumption in sleep/stop modes is the same.

## 3. Mask Options

Functions that can be selected as options and how to designate these options vary by the product. Before using options check section " Mask Options." Take particular care on the following points:

- Options are fixed on the MB89PV680.

PIN ASSIGNMENT


N.C.: Internally connected. Do not use.

## MB89680 Series

PIN DESCRIPTION

| $\begin{gathered} \text { Pin no. } \\ \hline \text { QFP }^{* 1}, \text { MQFP }^{* 2} \end{gathered}$ | Pin name | Circuit type | Function |
| :---: | :---: | :---: | :---: |
| 1 | Vcc | - | Power supply pin |
| 2 | X1A | A | Subclock crystal oscillator pins ( 32.768 kHz ) |
| 3 | X0A |  |  |
| 4 | MODO | B | Operating mode selection pins Connect to Vss (GND) when using. |
| 5 | MOD1 |  |  |
| 6 | X0 | A | Main clock crystal oscillator pins (8 MHz) |
| 7 | X1 |  |  |
| 8 | Vss | - | Power supply (GND) pin |
| 9 | $\overline{\mathrm{RST}}$ | C | Reset input pin |
| 10 to 17 | P00 to P07 | D | General-purpose I/O ports |
| 18 to 25 | P10 to P17 | D | General-purpose I/O ports |
| 26 to 33 | P20 to P27 | F | General-purpose output ports |
| 34 to 38 | P40 to P44 | I | General-purpose output ports |
| 39 | P30/PWM | E | General-purpose I/O port Also serve as an 8-bit PWM. |
| 40 | P31/BUZR | E | General-purpose I/O port Also serve as a buzzer output. |
| 41 | P32/MSKI | E | General-purpose I/O port Also serve as a pulse width counter. |
| $\begin{aligned} & 42, \\ & 43 \end{aligned}$ | $\begin{aligned} & \text { P33, } \\ & \text { P34 } \end{aligned}$ | E | General-purpose I/O ports |
| $\begin{aligned} & 44, \\ & 45, \\ & 46 \end{aligned}$ | P35/UCK1, P36/UI1, P37/UO1 | E | General-purpose I/O ports Also serve as a UART I/O 1. |
| $\begin{aligned} & 47, \\ & 48, \\ & 49 \end{aligned}$ | P60/TMO1, P61/TMO2, P62/TCLK | E | General-purpose I/O ports Also serve as an 8/16-bit timer. |
| 50 | Vcc | - | Power supply pin |
| 51 | P63/MSKO | E | General-purpose I/O port Also serve as a modem output. |
| 52 | P64 | E | General-purpose I/O port |
| $\begin{aligned} & 53, \\ & 54, \\ & 55, \end{aligned}$ | $\begin{aligned} & \text { P65/BSK1, } \\ & \text { P66/BSI1, } \\ & \text { P67/BSO1 } \end{aligned}$ | E | General-purpose I/O ports Also serve as a serial I/O 1 with 1-byte buffer. |

*1: FPT-100P-M06, FPT-100C-A02
(Continued)
*2: MQP-100C-P01
(Continued)

| Pin no. | Pin name | Circuit type | Function |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & 56, \\ & 57, \\ & 58 \end{aligned}$ | P70/UCK2, <br> P71/UI2, <br> P72/UO2 | H | General-purpose I/O ports Also serve as a UART I/O 2. |
| 59 | Vss | - | Power supply (GND) pin |
| $\begin{aligned} & 60, \\ & 61, \\ & 62 \end{aligned}$ | P73/BSK2, P74/BSI2, <br> P75/BSO2 | H | General-purpose I/O ports Also serve as a serial I/O 2 with 1-byte buffer. |
| $\begin{aligned} & 63, \\ & 64 \end{aligned}$ | $\begin{aligned} & \text { P76, } \\ & \text { P77 } \end{aligned}$ | H | General-purpose I/O ports |
| 65 to 72 | P80 to P87 | 1 | General-purpose output ports |
| 73 to 80 | P90/INLO to P97/INL7 | E | General-purpose I/O ports External interrupt input is hysteresis input. |
| 81 to 83 | PA0/INL8 to PA2//INLA | E | General-purpose I/O ports External interrupt input is hysteresis input. |
| 84 | Vss (AVss) | - | (A/D converter) power supply (GND) pin |
| 85 to 92 | P50/AN00 to P57/AN07 | G | General-purpose I/O ports Also serve as an analog input. |
| 93 | V cc ( AV cc ) | - | (A/D converter) power supply pin |
| 94 | AVR | - | A/D converter reference voltage input pin |
| 95 | N.C. | - | Internally connected pins Be sure to leave them open. |
| 96 to 100 | PA3/INLB, PA4/INT0 to PA7/INT3 | E | General-purpose I/O ports External interrupt input is hysteresis input. |

*1: FPT-100P-M06, FPT-100C-A02
*2: MQP-100C-P01

## I/O CIRCUIT TYPE

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| A |  | - Main clock (A2) <br> (At an oscillation feedback resistor of approximately $1 \mathrm{M} \Omega / 5.0 \mathrm{~V}$ ) <br> - Subclock (A1) <br> (At an oscillation feedback resistor of approximately $4.5 \mathrm{M} \Omega / 5.0 \mathrm{~V}$ <br> * The subclock circuit in the MB89PV680 contains no oscillation feedback resistor. |
| B | Do |  |
| C |  | - At an output pull-up resistor (P-ch) of approximately $50 \mathrm{k} \Omega / 5.0 \mathrm{~V}$ <br> - Hysteresis input |
| D |  | - CMOS output <br> - CMOS input <br> - Pull-up resistor optional |
| E |  | - CMOS output <br> - Hysteresis input <br> - Pull-up resistor optional |

(Continued)
(Continued)

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| F |  | - CMOS output |
| G |  | - N-ch open-drain output <br> - Analog input |
| H |  | - N-ch open-drain output <br> - Hysteresis input <br> - Pull-up resistor optional |
| 1 |  | - N-ch open-drain output <br> - Pull-up resistor optional |

## MB89680 Series

## HANDLING DEVICES

## 1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to input and output pins other than medium- and high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in section "■ Electrical Characteristics" is applied between Vcc and Vss.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

Also, take care to prevent the analog power supply ( AV cc and AVR ) and analog input from exceeding the digital power supply ( $\mathrm{V}_{\mathrm{cc}}$ ) when the analog system power supply is turned on and off.

## 2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

## 3. Treatment of Power Supply Pins on Microcontrollers with A/D and D/A Converters

Connect to be $\mathrm{AV} \mathrm{cc}=\mathrm{DAVC}=\mathrm{Vcc}$ and $\mathrm{AVss}=\mathrm{AVR}=\mathrm{Vss}$ even if the $\mathrm{A} / \mathrm{D}$ and $\mathrm{D} / \mathrm{A}$ converters are not in use.

## 4. Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.

## 5. Power Supply Voltage Fluctuations

Although $V_{c c}$ power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that Vcc ripple fluctuations ( $\mathrm{P}-\mathrm{P}$ value) will be less than $10 \%$ of the standard Vcc value at the commercial frequency ( 50 Hz to 60 Hz ) and the transient fluctuation rate will be less than $0.1 \mathrm{~V} / \mathrm{ms}$ at the time of a momentary fluctuation such as when power is switched.

## 6. Precautions when Using an External Clock

When an external clock is used, oscillation stabilization time is required even for power-on reset (optional) and wake-up from stop mode.

## PROGRAMMING TO THE EPROM ON THE MB89P689/W689

The MB89P689/W689 is an OTPROM version of the MP89680 series.

## 1. Features

- 60-Kbyte PROM on chip
- Options can be set using the EPROM programmer.
- Equivalent to the MBM27C1001 in EPROM mode (when programmed with the EPROM programmer) and supporting the 4 -byte programming mode


## 2. Memory Space

Memory space in each mode such as 60-Kbyte PROM, option area is diagrammed below.


## 3. Programming to the EPROM

In EPROM mode, the MB89P689 functions equivalent to the MBM27C1001. This allows the PROM to be programmed with a general-purpose EPROM programmer (the electronic signature mode cannot be used) by using the dedicated socket adapter.
When the operating ROM area for a single chip is 60 Kbytes ( $1_{0} 0_{H}$ to FFFFH $^{\prime}$ ) the PROM can be programmed as follows:

## - Programming procedure

(1) Set the EPROM programmer to MBM27C1001.
(2) Load program data into the EPROM programmer at 1000 to FFFFн.

Load option data into addresses 0FE4н to OFFCн of the EPROM programmer. (For information about each corresponding option, see "8. Setting PROM Options.")
(3) Program to 0FE4 to 0FFC and 1000 н to FFFFн with the EPROM programmer.

## MB89680 Series

## 4. Recommended Screening Conditions

High-temperature aging is recommended as the pre-assembly screening procedure for a product with a blanked OTPROM microcomputer program.


## 5. Programming Yield

All bits cannot be programmed at Fujitsu shipping test to a blanked OTPROM microcomputer, due to its nature. For this reason, a programming yield of $100 \%$ cannot be assured at all times.

## 6. MB89W689 Erasure

In order to clear all locations of their programmed contents, it is necessary to expose the internal EPROM to an ultraviolet light source. A dosage of 10 W -seconds $/ \mathrm{cm}^{2}$ is required to completely erase an internal EPROM. This dosage can be obtained by exposure to an ultraviolent lamp (wavelength of 2537 Angstroms ( $\AA$ )) with intensity of $12000 \mu \mathrm{~W} / \mathrm{cm}^{2}$ for 15 to 21 minutes. The internal EPROM should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.
It is important to note that the internal EPROM and similar devices, will erase with light sources having wavelengths shorter than 4000 Å. Although erasure time will be much longer than with UV source at $2537 \AA$, nevertheless the exposure to fluorescent light and sunlight will eventually erase the internal EPROM, and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package windows should be covered by an opaque label or substance.

## MB89680 Series

## 7. EPROM Programmer Socket Adapter

| Part no. | MB89P689PF |
| :--- | :---: |
| Package | QFP-100 |
| Compatible <br> socket adapter <br> Sun Hayato Co., <br> Ltd. | ROM-100QF-32DP-8LA |

Inquiry: Sun Hayato Co., Ltd.: TEL: (81)-3-3986-0403
FAX: (81)-3-5396-9106

## 8. Setting PROM Options

The programming procedure is the same as that for the program data. Options can be set by programming values at the addresses shown on the memory map. The relationship between bits and options is shown on the following bit map:

- PROM option bit map

| Address | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Vacancy | Vacancy | Vacancy | Single/dual- |  | Power-o | Oscillation stabilization time |  |
| 00FE4H | Readable and writable | Readable and writable | Readable and writable | 1: Dual clock 2: Single clock | $\begin{aligned} & \text { 1: Yes } \\ & \text { 0: No } \end{aligned}$ | $\begin{aligned} & \text { reset } \\ & \text { 1: Yes } \\ & \text { 0: No } \end{aligned}$ | $\begin{aligned} & 112^{18 /} / \mathrm{Fch} \\ & 012^{12 / /} / \mathrm{FcH}^{2} \end{aligned}$ | $\begin{array}{ll} 10 & 216 / F_{\text {CH }} \\ 0 & 23 / \text { FCH }^{2} \end{array}$ |
| 00FE8 | P07 <br> Pull-up <br> 1: No <br> 0: Yes | $\begin{aligned} & \text { P06 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & \text { O: Yes } \end{aligned}$ | $\begin{aligned} & \text { P05 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & \text { 0: Yes } \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { P04 } \\ \text { Pull-up } \\ \text { 1: No } \\ \text { 0: Yes } \end{array}$ | $\begin{aligned} & \text { P03 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & 0: \text { Yes } \end{aligned}$ | P02 Pull-up 1: No 0: Yes | $\begin{aligned} & \text { P01 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & \text { 0: Yes } \end{aligned}$ | $\begin{aligned} & \text { Poo } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & \text { O: Yes } \end{aligned}$ |
| 00FECH | P17 <br> Pull-up <br> 1: No <br> 0: Yes | $\begin{aligned} & \text { P16 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & 0: \text { Yes } \end{aligned}$ | P15 Pull-up <br> 1: No <br> 0: Yes | P14 Pull-up <br> 1: No 0: Yes | P13 Pull-up <br> 1: No 0: Yes | P12 Pull-up <br> 1: No 0: Yes | P11 Pull-up <br> 1: No 0: Yes | P10 Pull-up 1: No 0: Yes |
| 00FFOH | P37 <br> Pull-up <br> 1: No <br> 0: Yes | $\begin{aligned} & \text { P36 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & 0: \text { Yes } \end{aligned}$ | $\begin{array}{\|l} \text { P35 } \\ \text { Pull-up } \\ \text { 1: No } \\ \text { O: Yes } \end{array}$ | $\begin{aligned} & \text { P34 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & \text { 0: Yes } \end{aligned}$ | $\begin{aligned} & \text { P33 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & \text { 0: Yes } \end{aligned}$ | $\begin{aligned} & \text { P32 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & \text { 0: Yes } \end{aligned}$ | $\begin{aligned} & \text { P31 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & 0: \text { Yes } \end{aligned}$ | $\begin{aligned} & \text { P30 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & \text { O: Yes } \end{aligned}$ |
| 00FF4H | P67 <br> Pull-up <br> Readable and writable | P66 <br> Pull-up <br> Readable and writable | P65 <br> Pull-up <br> Readable and writable | $\begin{aligned} & \text { P64 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & 0: \text { Yes } \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { P63 } \\ \text { Pull-up } \\ \text { 1: No } \\ \text { 0: Yes } \end{array}$ | P62 <br> Pull-up <br> 1: No <br> 0: Yes | $\begin{array}{\|l\|} \hline \text { P61 } \\ \text { Pull-up } \\ \text { 1: No } \\ \text { 0: Yes } \end{array}$ | P60 Pull-up 1: No 0: Yes |
| 00FF8н | $\begin{array}{\|l\|} \hline \text { P97 } \\ \text { Pull-up } \\ \text { 1: No } \\ \text { O: Yes } \end{array}$ | $\begin{aligned} & \text { P96 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & \text { o: Yes } \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { P95 } \\ \text { Pull-up } \\ \text { 1: No } \\ \text { O: Yes } \end{array}$ | $\begin{array}{\|l\|} \hline \text { P94 } \\ \text { Pull-up } \\ \text { 1: No } \\ \text { 0: Yes } \end{array}$ | $\begin{aligned} & \text { P93 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & \text { O: Yes } \end{aligned}$ | $\begin{array}{\|l} \text { P92 } \\ \text { Pull-up } \\ \text { 1: No } \\ \text { 0: Yes } \end{array}$ | $\begin{aligned} & \text { P91 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & \text { 0: Yes } \end{aligned}$ | $\begin{aligned} & \text { P90 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & \text { 0: Yes } \end{aligned}$ |
| 00FFCH |  | PA6 <br> Pull-up <br> 1: No <br> 0: Yes | PA5 <br> Pull-up <br> 1: No | PA4 <br> Pull-up <br> 1: No <br> 0 : Yes | PA3 <br> 1: No <br> 0: Yes |  |  | PAO Pull-up 1: No 0 : Yes |

Notes: • Note that the option setting area addresses are at intervals of four addresses to support the 4-byte programming mode.

- In three bytes between adjacent setup addresses, the value written to the preceding setup address is mirrored. Be sure to set the same data in the programmer.
- Each bit is set to ' 1 ' as the initialized value.


## MB89680 Series

## PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE

1. EPROM for Use

MBM27C512-20TV

## 2. Programming Socket Adapter

| Package | Adapter socket part number |
| :---: | :---: |
| LCC-32 (Rectangle) | ROM-32LC-28DP-YG |

Inquiry: Sun Hayato Co., Ltd.: TEL: (81)-3-3986-0403
FAX: (81)-3-5396-9106
3. Memory Space
$\square$

## 4. Programming to the EPROM

(1) Set the EPROM programmer to the MBM27C512.
(2) Load program data into the EPROM programmer at 1000 н to FFFFн.
(3) Program to 1000 to FFFFH with the EPROM programmer.

## BLOCK DIAGRAM



## MB89680 Series

## CPU CORE

## 1. Memory Space

The microcontrollers of the MB89680 series offer 64 Kbytes of memory for storing all of I/O, data, and program areas. The I/O area is located at the lowest address. The data area is provided immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is located at exactly the opposite end of I/O area, that is, near the highest address. Provide the tables of interrupt reset vectors and vector call instructions toward the highest address within the program area. The memory space of the MB89680 series is structured as illustrated below.

- Memory space


MB89PV680


## MB89680 Series

## 2. Registers

The $\mathrm{F}^{2} \mathrm{MC}$-8L family has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following dedicated registers are provided:

Program counter (PC): A 16-bit register for indicating the instruction storage positions
Accumulator ( A ):
A 16-bit temporary register for storing arithmetic operations, etc. When the instruction is an 8-bit data processing instruction, the lower byte is used.

Temporary accumulator (T): A 16-bit register which performs arithmetic operations with the accumulator When the instruction is an 8-bit data processing instruction, the lower byte is used.

Index register (IX): A 16-bit register for index modification
Extra pointer (EP):
A 16-bit pointer for indicating a memory address
Stack pointer (SP):
A 16-bit register for indicating a stack area
Program status (PS): A 16-bit register for storing a register pointer, a condition code

| ~ 16 bits |  | Initial value |
| :---: | :---: | :---: |
| PC | : Program counter | FFFD ${ }_{\text {H }}$ |
| A | : Accumulator | Indeterminate |
| T | : Temporary accumulator | Indeterminate |
| IX | : Index register | Indeterminate |
| EP | : Extra pointer | Indeterminate |
| SP | : Stack pointer | Indeterminate |
| PS | : Program status I-fla | $=0, I L 1,0=11$ |

The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)

## - Structure of the program status register



## MB89680 Series

The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.

## - Rule for conversion of actual addresses of the general-purpose register area



The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt.

H-flag: Set to ' 1 ' when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared to ' 0 ' otherwise. This flag is for decimal adjustment instructions.

I-flag: Interrupt is enabled when this flag is set to ' 1 '. Interrupt is disabled when the flag is cleared to ' 0 '. Cleared to ' 0 ' at the reset.

IL1, 0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

| IL1 | ILO | Interrupt level | High-low |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | High |
| 0 | 1 | 1 |  |
| 1 | 0 | 2 |  |
| 1 | 1 | 3 | Low |

$N$-flag: Set to ' 1 ' if the MSB becomes ' 1 ' as the result of an arithmetic operation. Cleared to ' 0 ' when the bit is cleared to ' 0 '.

Z-flag: Set to ' 1 ' when an arithmetic operation results in 0 . Cleared to ' 0 ' otherwise.
V-flag: Set to ' 1 ' if the complement on 2 overflows as a result of an arithmetic operation. Cleared to ' 0 ' if the overflow does not occur.

C-flag: Set to ' 1 ' when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared to ' 0 ' otherwise. Set to the shift-out value in the case of a shift instruction.

## MB89680 Series

The following general-purpose registers are provided:
General-purpose registers: An 8-bit register for storing data
The general-purpose registers are 8 bits and located in the register banks of the memory. One bank contains eight registers and up to a total of 32 banks can be used. The bank currently in use is indicated by the register bank pointer (RP).

## - Register bank configuration



## MB89680 Series

I/O MAP

| Address | Read/write | Register name | Register description |
| :---: | :---: | :---: | :---: |
| 00н | (R/W) | PDR0 | Port 0 data register |
| 01н | (W) | DDR0 | Port 0 data direction register |
| 02н | (R/W) | PDR1 | Port 1 data register |
| 03н | (W) | DDR1 | Port 1 data direction register |
| 04 | (R/W) | PDR2 | Port 2 data register |
| 05 | (Vacancy) |  |  |
| 06\% |  |  |  |
| 07 | (R/W) | SYCC | System clock control register |
| 08н | (R/W) | SMC | Standby control register |
| 09н | (R/W) | WDTC | Watchdog timer control register |
| ОАн | (R/W) | TBTC | Timebase timer control register |
| ОВн | (R/W) | WPCR | Watch prescaler control register |
| $0 \mathrm{CH}_{\mathrm{H}}$ | (R/W) | PDR3 | Port 3 data register |
| ODH | (R/W) | DDR3 | Port 3 data direction register |
| ОЕн | (R/W) | PDR4 | Port 4 data register |
| OF\% | (R/W) | BZCR | Buzzer register |
| 10н | (R/W) | PDR5 | Port 5 data register |
| 11н | (Vacancy) |  |  |
| 12H | (R/W) | PDR6 | Port 6 data register |
| 13н | (R/W) | DDR6 | Port 6 data direction register |
| 14 H | (R/W) | PDR7 | Port 7 data register |
| 15 н | (Vacancy) |  |  |
| 16 н | (R/W) | PDR8 | Port 8 data register |
| 17 H | (Vacancy) |  |  |
| 18н | (R/W) | PDR9 | Port 9 data register |
| 19 н | (R/W) | DDR9 | Port 9 data direction register |
| $1 \mathrm{AH}^{\text {}}$ | (R/W) | PDRA | Port A data register |
| 1BH | (R/W) | DDRA | Port A data direction register |
| 1 CH | (Vacancy) |  |  |
| 1D ${ }^{\text {¢ }}$ |  |  |  |
| $1 \mathrm{E}_{\mathrm{H}}$ | (R/W) | CNTR | PWM control register |
| 1 FH | (W) | COMR | PWM compare register |
| 20н | (Vacancy) |  |  |
| 21H |  |  |  |
| 22н | (R/W) | SBMR | Serial mode register with 1 byte buffer |

(Continued)

## MB89680 Series

(Continued)

| Address | Read/write | Register name | Register description |
| :---: | :---: | :---: | :---: |
| 23H | (R/W) | SBFR | Serial flag register with 1 byte buffer |
| 24- | (W) | SBUFW | Serial buffer write register |
|  | (R) | SBUFR | Serial buffer read register |
| 25 н | (R) | SBDR | Serial data register with 1 byte buffer |
| 26 | (R/W) | T2CR | Timer 2 control register |
| 27 H | (R/W) | T1CR | Timer 1 control register |
| 28н | (R/W) | T2DR | Timer 2 data register |
| 29н | (R/W) | T1DR | Timer 1 data register |
| 2 A | (R/W) | MODC | Modem output control register |
| 2 BH | (R/W) | MODA | Modem output data register |
| 2 CH | (Vacancy) |  |  |
| 2Dн | (R/W) | ADC1 | A/D converter control 1 register |
| 2Ен | (R/W) | ADC2 | A/D converter control 2 register |
| 2 F | (R/W) | ADCD | A/D converter data register |
| 30 | (R/W) | EIE1 | External interrupt 1 enable register |
| 31н | (R/W) | EIF1 | External interrupt 1 flag register |
| 32н | (R/W) | EIE2 | External interrupt 2 enable register |
| 33 | (R/W) | EIF2 | External interrupt 2 flag register |
| 34 | (R/W) | MDC1 | Modem timer control 1 register |
| 35- | (R/W) | MDC2 | Modem timer control 2 register |
| 36 | (R) | MLDH | Modem timer " H " level data register |
| 37 | (R) | MLDL | Modem timer "L" level data register |
| 38 | (R/W) | SMC | UART serial mode control register |
| 39н | (R/W) | SRC | UART serial rate control register |
| ЗАн | (R/W) | SSD | UART serial status and data register |
| 3Вн | (R) | SIDR | UART serial input data register |
| 3 CH | (W) | SODR | UART serial output data register |
| 3D | (R/W) | SSEL | Serial I/O port switching register |
| 3Ен to 7Bн |  |  | (Vacancy) |
| 7 CH | (W) | ILR1 | Interrupt level 1 setting register |
| 7Dн | (W) | ILR2 | Interrupt level 2 setting register |
| 7Ен | (W) | ILR3 | Interrupt level 3 setting register |
| 7F |  |  | (Vacancy) |

Note: Do not use (vacancies).

## MB89680 Series

## ELECTRICAL CHARACTERISTICS

## 1. Absolute Maximum Ratings

$\left(\mathrm{AV}_{\mathrm{ss}}=\mathrm{V}_{\mathrm{ss}}=0.0 \mathrm{~V}\right)$

| Parameter | Symbol | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| Power supply voltage | V cc | Vss-0.3 | Vss +7.0 | V |  |
|  | AVcc | Vss-0.3 | Vss +7.0 | V | Set $\mathrm{Vcc}=\mathrm{AV} \mathrm{cc}^{*}$ |
|  | AVR | Vss-0.3 | Vss +7.0 | V | AVR must not exceed "AVcc + 0.3 V ". |
| Input voltage | V | Vss-0.3 | $\mathrm{Vcc}+0.3$ | V | Except P4, P7, P8 |
|  | V | Vss-0.3 | Vss +7.0 | V | P4, P7, P8 |
| Output voltage | Vo | Vss-0.3 | $\mathrm{Vcc}+0.3$ | V |  |
| "L" level maximum output current | loL | - | 20 | mA | Peak value |
| "L" level average output current | Iolav | - | 10 | mA | Average value (operating current $\times$ operating rate) |
| "L" level total maximum output current | ऽloL | - | 120 | mA | Peak value |
| "L" level total average output current | £locav | - | 40 | mA | Average value (operating current $\times$ operating rate) |
| "H" level maximum output current | Іон | - | -20 | mA | Peak value |
| "H" level average output current | Iohav | - | -10 | mA | Average value (operating current $\times$ operating rate) |
| " H " level total maximum output current | ऽ ${ }_{\text {о }}$ | - | -60 | mA | Peak value |
| " H " level total average output current | $\sum$ lohav | - | -20 | mA | Average value (operating current $\times$ operating rate) |
| Power consumption | Po | - | 200 | mW |  |
| Operating temperature | TA | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage temperature | Tstg | -55 | +150 | ${ }^{\circ} \mathrm{C}$ |  |

*: Use $A V c c$ and $\mathrm{V}_{\mathrm{cc}}$ set to the same voltage.
Take care so that AV cc does not exceed Vcc , such as when power is turned on.
WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## 2. Recommended Operating Conditions

$\left(\mathrm{AV} \mathrm{ss}=\mathrm{V}_{\mathrm{ss}}=0.0 \mathrm{~V}\right)$

| Parameter | Symbol | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| Power supply voltage | Vcc, AVcc | 2.2* | 6.0* | V | Normal operation assurance range* (MB89689) |
|  | Vcc, AVcc | 2.7* | 6.0* | V | Normal operation assurance range* (MB89P689/W689/PV680) |
|  | Vcc, AVcc | 1.5 | 6.0 | V | Retains the RAM state in stop mode |
| A/D converter reference input voltage | AVR | 0.0 | AVcc | V |  |
| Operating temperature | TA | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |  |

*: This values vary with the operating frequency. See Figure 1.

Figure 1 Operating Voltage vs. Main Clock Operating Frequency


Figure 1 indicates the operating frequency of the external oscillator at an instruction cycle of $4 / \mathrm{Fch}$.
Since the operating voltage range is dependent of the instruction cycle, see minimum execution time if the operating speed is switched using a gear.

## MB89680 Series

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.
Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.
No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

## MB89680 Series

## 3. DC Characteristics

$\left(\mathrm{AV} \mathrm{Cc}=\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{AV} \mathrm{ss}=\mathrm{V}_{\mathrm{ss}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| " H " level input voltage | $\mathrm{V}_{\mathrm{H}}$ | P0, P1 | - | 0.7 Vcc | - | Vcc +0.3 | V |  |
|  | V ${ }_{\text {нS }}$ | P3, P6, P9, PA, RST, MODO, MOD1, X0, X0A |  | 0.8 Vcc | - | $\mathrm{Vcc}+0.3$ | V |  |
|  | VIHS2 | P7 |  | 0.8 Vcc |  | Vss +7.0 | V |  |
| "L" level input voltage | VIL | P0, P1 |  | $\mathrm{Vss}-0.3$ | - | 0.3 Vcc | V |  |
|  | Vııs | P3, P6, P7, P9, PA, RST, MODO, MOD1, X0, X0A |  | Vss - 0.3 | - | 0.2 Vcc | V |  |
| Open-drain output pin applied voltage | Vo | P4, P7, P8 |  | Vss - 0.3 | - | Vss +7.0 | V |  |
|  |  | P5 |  | Vss-0.3 | - | $\mathrm{Vcc}+0.3$ | V |  |
| "H" level output voltage | Vон | $\begin{aligned} & \mathrm{P0} \text { to P3, P6, P9, } \\ & \text { PA } \end{aligned}$ | $\mathrm{I} \mathrm{O}=-2.0 \mathrm{~mA}$ | 2.4 | - | - | V |  |
| "L" level output voltage | VoL1 | P0 to P4, P6 to P9, PA | $\mathrm{loL}=4.0 \mathrm{~mA}$ | - | - | 0.4 | V |  |
|  | VoL2 | $\overline{\mathrm{RST}}$ | $\mathrm{loL}=4.0 \mathrm{~mA}$ | - | - | 0.4 | V |  |
| Input leakage current (Hi-z output leakage current) | lıI | P0 to P9, PA, MODO, MOD1 | $\begin{aligned} & 0.45 \mathrm{~V}<\mathrm{V}_{1}< \\ & \mathrm{V}_{\mathrm{cc}} \end{aligned}$ | - | - | $\pm 5$ | $\mu \mathrm{A}$ |  |
| Power supply current | Icc | Vcc | $\begin{aligned} & \mathrm{F} \mathrm{CH}=8 \mathrm{MHz} \\ & \mathrm{~V} \mathrm{CC}=5.0 \mathrm{~V} \end{aligned}$ <br> Main clock opration Highest gear speed | - | 13 | 26 | mA |  |
|  | Iccs 1 | Vcc | $\mathrm{Fch}=8 \mathrm{MHz}$ <br> $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ <br> Main sleep <br> mode <br> Highest gear speed | - | 4 | 8 | mA |  |
|  | Iccs2 | Vcc | $\mathrm{F}_{\mathrm{CH}}=32.768 \mathrm{kHz}$ <br> $\mathrm{V} c \mathrm{c}=3.0 \mathrm{~V}$ <br> Subclock <br> sleep mode | - | 25 | 50 | $\mu \mathrm{A}$ |  |
|  | Icchi | Vcc | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ <br> Subclock stop mode | - | - | 1 | $\mu \mathrm{A}$ |  |

(Continued)

## MB89680 Series

(Continued)

$$
\left(\mathrm{AV} \mathrm{cc}=\mathrm{V} \mathrm{cc}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{AV} \mathrm{ss}=\mathrm{V} s \mathrm{ss}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Pin name | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| Power supply current | ІсСН2 | Vcc | $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ <br> Subclock stop mode | - | 1 | 10 | $\mu \mathrm{A}$ |  |
|  | Icsb | Vcc | $\mathrm{FcL}=32.768 \mathrm{kHz}$ <br> V cc $=3.0 \mathrm{~V}$ <br> Subclock operation | - | 50 | 100 | $\mu \mathrm{A}$ |  |
|  | Ісст | Vcc | $\mathrm{V} \mathrm{cc}=3.0 \mathrm{~V}$ <br> Watch mode | - | - | 15 | $\mu \mathrm{A}$ |  |
|  | IA | AVcc | $\mathrm{FcH}=8 \mathrm{MHz}$ | - | 1.5 | 3.5 | mA | When A/D conversion is activated |
|  | Іан | AV ${ }_{\text {cc }}$ |  | - | 1 | 5 | $\mu \mathrm{A}$ | When A/D conversion is stopped |
| Input capacitance | Cin | Other than AVcc , AVss, Vcc, and Vss | $\mathrm{f}=1 \mathrm{MHz}$ | - | 10 | - | pF |  |

## MB89680 Series

## 4. AC Characteristics

(1) Reset Timing

| Parameter | Symbol | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |  |
| RST "L" pulse width | tzzzH | - | 48 txcyı* | - | ns |  |
| $\overline{\mathrm{RST}}$ "H" pulse width | tzHzL |  | 24 txcyı* | - | ns |  |

*: txcyL is the oscillation cycle input to the X0.

(2) Specifications for Power-on Reset
$\left(\mathrm{AVss}=\mathrm{V}_{\mathrm{ss}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |  |
| Power supply rising time | tR | - | - | 50 | ms | Power-on reset function only |
| Power supply cut-off time | toff |  | 1 | - | ms | Due to repeated operations |

Note: Make sure that power supply rises within the selected oscillation stabilization time selected.
For example, when the main clock is operating at $\mathrm{F}_{\mathrm{CH}}=8 \mathrm{MHz}$ and the oscillation stabilization time is $2^{12} / \mathrm{FcH}_{\mathrm{cH}}$, the oscillation stabilization time is 0.5 ms . Therefore, the maximum value of power supply rising time is about 0.5 ms .

When increasing the supply voltage during operation, voltage variation should be within twice the intended increment so that the voltage rises as smoothly as possible.


## MB89680 Series

## (3) Clock Timing

| $\left(\mathrm{AV}\right.$ ss $=\mathrm{V}_{\text {ss }}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Pin name | Condition | Value |  |  | Unit | Remarks |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| Input clock frequency | Fch | X0, X1 | - | 1 | - | 8 | MHz | Main clock |
|  | Fcı | $\begin{aligned} & \text { X0A, } \\ & \text { X1A } \end{aligned}$ |  | - | 32.768 | - | kHz | Subclock |
| Clock cycle time | thayl | X0, X1 |  | 125 | - | 1000 | ns | Main clock |
|  | tıcyl | $\begin{aligned} & \text { X0A, } \\ & \text { X1A } \end{aligned}$ |  | - | 30.5 | - | $\mu \mathrm{s}$ | Subclock |
| Input clock duty rate | duty*1 | X0 |  | 30 | - | 70 | \% | External clock |
|  | duty ${ }^{* 2}$ | X1 |  | 30 | - | 70 | \% |  |
| Input clock rising/falling time | tcri | X0 |  | - | - | 24 | ns |  |
|  | tcF1 | X0 |  | - | - | 24 | ns |  |
|  | tcr2 | XOA |  | - | - | 200 | ns |  |
|  | tcfa | XOA |  | - | - | 200 | ns |  |

*1: duty = Pwh/thcyl
*2: duty1 = Pwнц/thcyц

- Main clock timing conditions
xo

- Main clock configurations



## - Subclock timing conditions



## - Subclock configurations



## (4) Instruction Cycle

| Parameter | Symbol | Value (typical) | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| Minimum execution time (instruction cycle) | tinst | 4/Fсн, 8/Fсн, 16/Fсн, 64/Fсн | $\mu \mathrm{s}$ | (4/Fch) tinst $=0.5 \mu \mathrm{~s}$ when operating at Fch $=8 \mathrm{MHz}$ |
|  | tinst | 2/Fcı | $\mu \mathrm{s}$ | tinst $=61.036 \mu$ s when operating at $\mathrm{FcL}=32.768 \mathrm{kHz}$ |

## MB89680 Series

## (5) Serial I/O Timing

| $\left(\mathrm{AV} \mathrm{cc}=\mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%\right.$, $\mathrm{V} \mathrm{ss}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
|  |  |  |  | Min. | Max. |  |  |
| Serial clock cycle time | tscyc | BSK/UCK | Internal shift clock mode | 2 tins** | - | $\mu \mathrm{s}$ |  |
| BSK/UCK $\downarrow \rightarrow$ BSO/UO time | tsıov | $\begin{aligned} & \text { BSK/UCK, } \\ & \text { BSO/UO } \end{aligned}$ |  | -200 | 200 | ns |  |
| Valid BSI/UI $\rightarrow$ BSK/UCK $\uparrow$ | tivs | BSI/UI, BSK/UCK |  | 1/2 tinst ${ }^{*}$ | - | $\mu \mathrm{s}$ |  |
| $\begin{aligned} & \text { BSK/UCK } \uparrow \rightarrow \text { valid BSI/UI } \\ & \text { hold time } \end{aligned}$ | tshix | $\begin{aligned} & \text { BSK/UCK, } \\ & \text { BSI/UI } \end{aligned}$ |  | 1/2 tinst ${ }^{*}$ | - | $\mu \mathrm{s}$ |  |
| Serial clock "H" pulse width | tsHsL | BSK/UCK | External shift clock mode | 1 tins** | - | $\mu \mathrm{s}$ |  |
| Serial clock "L" pulse width | tslsh | BSK/UCK |  | 1 tins** | - | $\mu \mathrm{s}$ |  |
| $\begin{aligned} & \mathrm{BSK} / \mathrm{UCK} \downarrow \rightarrow \mathrm{BSO} / \mathrm{UO} \\ & \text { time } \end{aligned}$ | tsov | $\begin{aligned} & \text { BSK/UCK, } \\ & \text { BSO/UO } \end{aligned}$ |  | 0 | 200 | ns |  |
| Valid BSI/UI $\rightarrow$ BSK/UCK $\uparrow$ | tivsh | BSI/UI, BSK/UCK |  | 1/2 tins* | - | $\mu \mathrm{S}$ |  |
| BSK/UCK $\uparrow \rightarrow$ valid BSI/UI hold time | tshix | $\begin{aligned} & \mathrm{BSK} / \mathrm{UCK}, \\ & \mathrm{BSI} / \mathrm{UI} \end{aligned}$ |  | 1/2 tins* | - | $\mu \mathrm{s}$ |  |

*: For information on tinst, see "(4) Instruction Cycle."

- Internal shift clock mode



## - External shift clock mode



## MB89680 Series

## (6) Peripheral Input Timing

| Parameter | Symbol | Pin | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |  |
| Peripheral input " H " level pulse width | тıн | $\overline{\mathrm{N} L 0}$ to $\overline{\mathrm{NLB}}$, INT0 to INT3 | 2 tins** | - | $\mu \mathrm{s}$ |  |
| Peripheral input " L " level pulse width | tHil | $\overline{\mathrm{INL} 20}$ to $\overline{\mathrm{INLB}}$, INTO to INT3 | 2 tinst ${ }^{*}$ | - | $\mu \mathrm{s}$ |  |

* : For information on tinst, see "(4) Instruction Cycle."



## MB89680 Series

## 5. A/D Converter Electrical Characteristics

| Parameter | Symbol | Pin name | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| Resolution | - | - | $\begin{aligned} & \mathrm{AVR}=\mathrm{AV} \mathrm{Cc} \\ & =5.0 \mathrm{~V} \end{aligned}$ | - | - | 8 | bit |  |
| Total error | - | - | AVR $=$ AVcc | - | - | $\pm 1.5$ | LSB |  |
| Linearity error | - | - |  | - | - | $\pm 1.0$ | LSB |  |
| Differential linearity error | - | - |  | - | - | $\pm 0.9$ | LSB |  |
| Zero transition voltage | $\mathrm{V}_{\text {от }}$ | - |  | $\begin{gathered} \mathrm{AVss} \\ -1.0 \mathrm{LSB} \end{gathered}$ | $\begin{gathered} \mathrm{AVss} \\ +0.5 \mathrm{LSB} \end{gathered}$ | $\begin{gathered} \text { AVss } \\ +2.0 \mathrm{LSB} \end{gathered}$ | mV | $\begin{aligned} & 1 \text { LSB }= \\ & \text { AVR/256 } \end{aligned}$ |
| Full-scale transition voltage | $V_{\text {fst }}$ | - |  | $\begin{gathered} \text { AVR } \\ -3.0 \mathrm{LSB} \end{gathered}$ | $\begin{gathered} \mathrm{AVR} \\ -1.5 \mathrm{LSB} \end{gathered}$ | AVR | mV |  |
| Interchannel disparity | - | - |  | - | - | 0.5 | LSB |  |
| A/D mode conversion time | - | - | - | - | 44 | - | tinst ${ }^{*}$ |  |
| Sense mode conversion time | - | - |  | - | 12 | - | tinst ${ }^{*}$ |  |
| Analog port input current | Iain | ANOO to AN07 |  | - | - | 10 | $\mu \mathrm{A}$ |  |
| Analog input voltage | - | ANOO to AN07 |  | 0.0 | - | AVR | V |  |
| Reference voltage | - | AVR |  | 0.0 | - | AVcc | V |  |
| Reference voltage supply current | IR | AVR | $\begin{aligned} & \mathrm{AVR}=\mathrm{AVCc} \\ & =5.0 \mathrm{~V} \end{aligned}$ | - | 100 | 300 | $\mu \mathrm{A}$ |  |
|  | IRH | AVR |  | - | - | 1 | $\mu \mathrm{A}$ |  |

*: For information on tinst, see "(4) Instruction Cycle."

## 6. A/D Converter Glossary

- Resolution

Analog changes that are identifiable by the $A / D$ converter When the number of bits is 8 , analog voltage can be divided into $2^{8}=256$.

- Linearity error (unit: LSB)

The deviation of the straight line connecting the zero transition point ("0000 0000" ↔ "0000 0001") with the full-scale transition point ("1111 1111" $\leftrightarrow$ "1111 1110") from actual conversion characteristics

- Differential linearity error (unit: LSB)

The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

- Total error (unit: LSB)

The difference between theoretical and actual conversion values

## MB89680 Series



## 7. Notes on Using A/D Converter

## - Input impedance of the analog input pins

The A/D converter used for the MB89890 series contains a sample hold circuit as illustrated below to fetch analog input voltage into the sample hold capacitor for eight instruction cycles after starting A/D conversion.
For this reason, if the output impedance of the external circuit for the analog input is high, analog input voltage might not stabilize within the analog input sampling period. Therefore, it is recommended to keep the output impedance of the external circuit low (below $10 \mathrm{k} \Omega$ ).
Note that if the impedance cannot be kept low, it is recommended to connect an external capacitor of approx. $0.1 \mu \mathrm{~F}$ for the analog input pin.

## - Analog Input Equivalent Circuit



## - Error

The smaller the | AVR - AVss |, the greater the error would become relatively.

## MB89680 Series

## INSTRUCTIONS (136 INSTRUCTIONS)

Execution instructions can be divided into the following four groups:

- Transfer
- Arithmetic operation
- Branch
- Others

Table 1 lists symbols used for notation of instructions.
Table 1 Instruction Symbols

| Symbol |  |
| :---: | :--- |
| dir | Direct address (8 bits) |
| off | Offset (8 bits) |
| ext | Extended address (16 bits) |
| \#vct | Vector table number (3 bits) |
| \#d8 | Immediate data (8 bits) |
| \#d16 | Immediate data (16 bits) |
| dir: b | Bit direct address (8:3 bits) |
| rel | Branch relative address (8 bits) |
| @ | Register indirect (Example: @A, @IX, @EP) |
| A | Accumulator A (Whether its length is 8 or 16 bits is determined by the instruction in use.) |
| AH | Upper 8 bits of accumulator A (8 bits) |
| AL | Lower 8 bits of accumulator A (8 bits) |
| T | Temporary accumulator T (Whether its length is 8 or 16 bits is determined by the <br> instruction in use.) |
| TH | Upper 8 bits of temporary accumulator T (8 bits) |
| TL | Lower 8 bits of temporary accumulator T (8 bits) |
| IX | Index register IX (16 bits) |

(Continued)
(Continued)

| Symbol |  |
| :---: | :--- |
| EP | Extra pointer EP (16 bits) |
| PC | Program counter PC (16 bits) |
| SP | Stack pointer SP (16 bits) |
| PS | Program status PS (16 bits) |
| dr | Accumulator A or index register IX (16 bits) |
| CCR | Condition code register CCR (8 bits) |
| RP | Register bank pointer RP (5 bits) |
| Ri | General-purpose register Ri $(8$ bits, $\mathrm{i}=0$ to 7$)$ |
| $\times$ | Indicates that the very $\times$ is the immediate data. <br> (Whether its length is 8 or 16 bits is determined by the instruction in use.) |
| $(\times)$ | Indicates that the contents of $\times$ is the target of accessing. <br> (Whether its length is 8 or 16 bits is determined by the instruction in use.) |
| $((\times))$ | The address indicated by the contents of $\times$ is the target of accessing. <br> $($ Whether its length is 8 or 16 bits is determined by the instruction in use.) $)$ |

Columns indicate the following:
Mnemonic: Assembler notation of an instruction
$\sim: \quad$ The number of instructions
\#: The number of bytes
Operation: Operation of an instruction
TL, TH, AH: A content change when each of the TL, TH, and AH instructions is executed. Symbols in the column indicate the following:

- "-" indicates no change.
- dH is the 8 upper bits of operation description data.
- AL and AH must become the contents of AL and AH prior to the instruction executed.
- 00 becomes 00 .
$\mathrm{N}, \mathrm{Z}, \mathrm{V}, \mathrm{C}: \quad$ An instruction of which the corresponding flag will change. If + is written in this column, the relevant instruction will change its corresponding flag.
OP code: $\quad$ Code of an instruction. If an instruction is more than one code, it is written according to the following rule:

Example: 48 to $4 \mathrm{~F} \leftarrow$ This indicates $48,49, \ldots 4 \mathrm{~F}$.

## MB89680 Series

Table 2 Transfer Instructions (48 instructions)

| Mnemonic | $\sim$ | \# | Operation | TL | TH | AH | NZVC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MOV dir,A | 3 | 2 | $(\mathrm{dir}) \leftarrow(\mathrm{A})$ | - | - | - | ---- |
| MOV @IX +off,A | 4 | 2 | $($ (IX) +off $) \leftarrow(\mathrm{A})$ | - | - | - | ---- |
| MOV ext,A | 4 | 3 | $($ ext $) \leftarrow(A)$ | - | - | - | ---- |
| MOV @EP,A | 3 | 1 | $($ (EP) ) $\leftarrow(\mathrm{A})$ | - | - | - | ---- |
| MOV Ri,A | 3 | 1 | $(\mathrm{Ri}) \leftarrow(\mathrm{A})$ | - | - | - | ---- |
| MOV A,\#d8 | 2 | 2 | $(A) \leftarrow d 8$ | AL | - | - | + +-- |
| MOV A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow$ (dir) | AL | - | - | + + - - |
| MOV A,@IX +off | 4 | 2 | (A) $\leftarrow\left(\begin{array}{l}(I X)+\text { off })\end{array}\right.$ | AL | - | - | + + - - |
| MOV A,ext | 4 | 3 | (A) $\leftarrow($ ext $)$ | AL | - | - | + + - - |
| MOV A,@A | 3 | 1 | $(\mathrm{A}) \leftarrow((\mathrm{A}))$ | AL | - | - | + + - - |
| MOV A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow((\mathrm{EP}))$ | AL | - | - | + + - - |
| MOV A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{Ri})$ | AL | - | - | + + - - |
| MOV dir,\#d8 | 4 | 3 | (dir) $\leftarrow \mathrm{d} 8$ | - | - | - | ---- |
| MOV @IX +off,\#d8 | 5 | 3 | $($ (IX) +off $) \leftarrow \mathrm{d} 8$ | - | - | - | ---- |
| MOV @EP,\#d8 | 4 | 2 | $((E P)) \leftarrow \mathrm{d} 8$ | - | - | - |  |
| MOV Ri,\#d8 | 4 | 2 | $(\mathrm{Ri}) \leftarrow \mathrm{d} 8$ | - | - | - |  |
| MOVW dir,A | 4 | 2 | $($ dir $) \leftarrow(\mathrm{AH}),($ dir +1$) \leftarrow(\mathrm{AL})$ | - | - | - |  |
| MOVW @IX +off,A | 5 | 2 | $\begin{aligned} & ((\mathrm{IX})+\mathrm{off}) \leftarrow(\mathrm{AH}), \\ & ((\mathrm{XX})+\mathrm{off}+1) \leftarrow(\mathrm{AL}) \end{aligned}$ | - | - | - | ---- |
| MOVW ext,A | 5 | 3 | $($ ext $) \leftarrow(\mathrm{AH}),(\mathrm{ext}+1) \leftarrow(\mathrm{AL})$ | - | - | - | ---- |
| MOVW @EP,A | 4 | 1 | $((E P)) \leftarrow(A H),((E P)+1) \leftarrow(A L)$ | - | - | - | ---- |
| MOVW EP,A | 2 | 1 | $(\mathrm{EP}) \leftarrow(\mathrm{A})$ | - | - | - | ---- |
| MOVW A,\#d16 | 3 | 3 | $(\mathrm{A}) \leftarrow \mathrm{d} 16$ | AL | AH | dH | + +-- |
| MOVW A,dir | 4 | 2 | $(\mathrm{AH}) \leftarrow($ dir $),(\mathrm{AL}) \leftarrow($ dir +1$)$ | AL | AH | dH | + +-- |
| MOVW A,@IX +off | 5 | 2 | $(\mathrm{AH}) \leftarrow((\mathrm{IX})+\mathrm{off})$, <br> $(\mathrm{AL}) \leftarrow((\mathrm{IX})+\mathrm{off}+1)$ | AL | AH | dH | + +-- |
| MOVW A,ext | 5 | 3 | $(\mathrm{AH}) \leftarrow(\mathrm{ext}),(\mathrm{AL}) \leftarrow(\mathrm{ext}+1)$ | AL | AH | dH | + +-- |
| MOVW A,@A | 4 | 1 | $(A H) \leftarrow((A)),(A L) \leftarrow((A))+1)$ | AL | AH | dH | + +-- |
| MOVW A,@EP | 4 | 1 | $(\mathrm{AH}) \leftarrow((\mathrm{EP}) \mathrm{)},(\mathrm{AL}) \leftarrow((\mathrm{EP})+1)$ | AL | AH | dH | + + - - |
| MOVW A,EP | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{EP})$ | - | - | dH | ---- |
| MOVW EP,\#d16 | 3 | 3 | $(E P) \leftarrow d 16$ | - | - | - | ---- |
| MOVW IX,A | 2 | 1 | $(\mathrm{IX}) \leftarrow(\mathrm{A})$ | - | - | - | ---- |
| MOVW A,IX | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{IX})$ | - | - | dH | ---- |
| MOVW SP,A | 2 | 1 | $(\mathrm{SP}) \leftarrow(\mathrm{A})$ | - | - | - | ---- |
| MOVW A,SP | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{SP})$ | - | - | dH | ---- |
| MOV @A,T | 3 | 1 | $($ (A) ) $\leftarrow$ (T) | - | - | - | ---- |
| MOVW @A,T | 4 |  | $((\mathrm{A})) \leftarrow(\mathrm{TH}),((\mathrm{A})+1) \leftarrow(\mathrm{TL})$ | - | - | - | ---- |
| MOVW IX,\#d16 | 3 | 3 | (IX) $\leftarrow$ d 16 | - | - | - | ---- |
| MOVW A,PS | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{PS})$ | - | - | dH | ---- |
| MOVW PS,A | 2 |  | $(\mathrm{PS}) \leftarrow(\mathrm{A})$ | - | - | - | + + + + |
| MOVW SP,\#d16 | 3 | 3 | $(\mathrm{SP}) \leftarrow \mathrm{d} 16$ | - | - | - |  |
| SWAP | 2 | 1 | $(\mathrm{AH}) \leftrightarrow(\mathrm{AL})$ | - | - | AL | ---- |
| SETB dir: b | 4 | 2 | (dir): $\mathrm{b} \leftarrow 1$ | - | - | - | ---- |
| CLRB dir: b | 4 | 2 | (dir): $\mathrm{b} \leftarrow 0$ | - | - | - | ---- |
| XCH A,T | 2 | 1 | $(\mathrm{AL}) \leftrightarrow(\mathrm{TL})$ | AL | - | - | ---- |
| XCHW A,T | 3 | 1 | $(\mathrm{A}) \leftrightarrow(\mathrm{T})$ | AL | AH | dH | ---- |
| XCHW A,EP | 3 | 1 | $(\mathrm{A}) \leftrightarrow(\mathrm{EP})$ | - | - | dH | ---- |
| XCHW A,IX | 3 | 1 | (A) $\leftrightarrow(\mathrm{IX})$ | - | - | dH | ---- |
| XCHW A,SP | 3 | 1 | (A) $\leftrightarrow(\mathrm{SP})$ | - | - | dH | ---- |
| MOVW A,PC | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{PC})$ | - | - | dH | ---- |

Notes: • During byte transfer to $\mathrm{A}, \mathrm{T} \leftarrow \mathrm{A}$ is restricted to low bytes.

- Operands in more than one operand instruction must be stored in the order in which their mnemonics are written. (Reverse arrangement of $\mathrm{F}^{2} \mathrm{MC}-8$ family)


## MB89680 Series

Table 3 Arithmetic Operation Instructions (62 instructions)

| Mnemonic | ~ | \# | Operation | TL | TH | AH | NZVC | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADDC A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A})+(\mathrm{Ri})+\mathrm{C}$ | - | - | - | + + + + | 28 to 2F |
| ADDC A,\#d8 | 2 | 2 | $(A) \leftarrow(A)+d 8+C$ | - | - | - | + + + + | 24 |
| ADDC A,dir | 3 | 2 | $(A) \leftarrow(A)+($ dir $)+C$ | - | - | - | + + + + | 25 |
| ADDC A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{A})+($ (IX) +off $)+\mathrm{C}$ | - | - | - | + + + + | 26 |
| ADDC A,@EP | 3 | 1 | $(A) \leftarrow(A)+((E P))+C$ | - | - | - | + + + + | 27 |
| ADDCW A | 3 | 1 | $(A) \leftarrow(A)+(T)+C$ | - | - | dH | + + + + | 23 |
| ADDC A | 2 | 1 | $(A L) \leftarrow(A L)+(T L)+C$ | - | - | - | + + + + | 22 |
| SUBC A,Ri | 3 | 1 | $(A) \leftarrow(A)-(R i)-C$ | - | - | - | + + + + | 38 to 3F |
| SUBC A,\#d8 | 2 | 2 | $(A) \leftarrow(A)-d 8-C$ | - | - | - | + + + + | 34 |
| SUBC A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{A})-($ dir $)-\mathrm{C}$ | - | - | - | + + + + | 35 |
| SUBC A,@IX +off | 4 | 2 | $(A) \leftarrow(A)-($ (IX) +off $)-C$ | - | - | - | + + + + | 36 |
| SUBC A,@EP | 3 | 1 | $(A) \leftarrow(A)-((E P))-C$ | - | - | - | + + + + | 37 |
| SUBCW A | 3 | 1 | $(A) \leftarrow(T)-(A)-C$ | - | - | dH | + + + + | 33 |
| SUBC A | 2 | 1 | $(A L) \leftarrow(T L)-(A L)-C$ | - | - | - | + + + + | 32 |
| INC Ri | 4 | 1 | $(\mathrm{Ri}) \leftarrow(\mathrm{Ri})+1$ | - | - | - | + + + - | C8 to CF |
| INCW EP | 3 | 1 | $(E P) \leftarrow(E P)+1$ | - | - | - | ---- | C3 |
| INCW IX | 3 | 1 | $(\mathrm{IX}) \leftarrow(\mathrm{IX})+1$ | - | - | - | ---- | C2 |
| INCW A | 3 | 1 | $(A) \leftarrow(A)+1$ | - | - | dH | + + - - | C0 |
| DEC Ri | 4 | 1 | $(\mathrm{Ri}) \leftarrow(\mathrm{Ri})-1$ | - | - | - | + + + - | D8 to DF |
| DECW EP | 3 | 1 | $(E P) \leftarrow(E P)-1$ | - | - | - | - - - - | D3 |
| DECW IX | 3 | 1 | $(\mathrm{IX}) \leftarrow(\mathrm{IX})-1$ | - | - | - | ---- | D2 |
| DECW A | 3 | 1 | $(A) \leftarrow(A)-1$ | - | - | dH | + + - - | D0 |
| MULU A | 19 | 1 | $(A) \leftarrow(A L) \times(T L)$ | - | - | dH | ---- | 01 |
| DIVU A | 21 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{T}) /(\mathrm{AL}), \mathrm{MOD} \rightarrow(\mathrm{T})$ | dL | 00 | 00 | ---- | 11 |
| ANDW A | 3 | 1 | $(A) \leftarrow(A) \wedge(T)$ | - | - | dH | + + R - | 63 |
| ORW A | 3 | 1 | $(A) \leftarrow(A) \vee(T)$ | - | - | dH | $++\mathrm{R}-$ | 73 |
| XORW A | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A}) \forall(\mathrm{T})$ | - | - | dH | + + R - | 53 |
| CMP A | 2 | 1 | (TL) - (AL) | - | - | - | + + + + | 12 |
| CMPW A | 3 | 1 | (T) - (A) | - | - | - | + + + + | 13 |
| RORC A | 2 | 1 | $\rightarrow \mathrm{C} \rightarrow \mathrm{A} \square$ | - | - | - | $++-+$ | 03 |
| ROLC A | 2 | 1 | $\square \leftarrow \mathrm{A} \leftarrow$ | - | - | - | $++-+$ | 02 |
| CMP A,\#d8 | 2 | 2 | (A) - d8 | - | - | - | + + + + | 14 |
| CMP A,dir | 3 | 2 | (A) - (dir) | - | - | - | + + + + | 15 |
| CMP A,@EP | 3 | 1 | (A) $-($ (EP) $)$ | - | - | - | + + + + | 17 |
| CMP A,@IX +off | 4 | 2 | (A) - ( (IX) +off) | - | - | - | + + + + | 16 |
| CMP A,Ri | 3 | 1 | (A) - (Ri) | - | - | - | + + + + | 18 to 1F |
| DAA | 2 | 1 | Decimal adjust for addition | - | - | - | + + + + | 84 |
| DAS | 2 | 1 | Decimal adjust for subtraction | - | - | - | + + + + | 94 |
| XOR A | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall(\mathrm{TL})$ | - | - | - | + + R - | 52 |
| XOR A,\#d8 | 2 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall \mathrm{d} 8$ | - | - | - | + + R - | 54 |
| XOR A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall$ (dir) | - | - | - | + + R - | 55 |
| XOR A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall((\mathrm{EP}))$ | - | - | - | + + R - | 57 |
| XOR A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall((\mathrm{IX})+\mathrm{off})$ | - | - | - | $++\mathrm{R}-$ | 56 |
| XOR A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall(\mathrm{Ri})$ | - | - | - | + + R - | 58 to 5F |
| AND A | 2 | 1 | $(A) \leftarrow(A L) \wedge(T L)$ | - | - | - | + + R - | 62 |
| AND A,\#d8 | 2 | 2 | $(A) \leftarrow(A L) \wedge d 8$ | - | - | - | + + R - | 64 |
| AND A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge($ dir $)$ | - | - | - | + + R - | 65 |

(Continued)

## MB89680 Series

(Continued)

| Mnemonic | ~ | \# | Operation | TL | TH | AH | NZVC | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AND A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge((\mathrm{EP})$ ) | - | - | - | + + R - | 67 |
| AND A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge((\mathrm{IX})+\mathrm{off})$ | - | - | - | + + R - | 66 |
| AND A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge(\mathrm{Ri})$ | - | - | - | + + R - | 68 to 6F |
| OR A | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee(\mathrm{TL})$ | - | - | - | + + R - | 72 |
| OR A,\#d8 | 2 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee \mathrm{d} 8$ | - | - | - | + + R - | 74 |
| OR A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee(\mathrm{dir})$ | - | - | - | + + R - | 75 |
| OR A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee((E P))$ | - | - | - | + + R - | 77 |
| OR A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee((\mathrm{IX})+\mathrm{off})$ | - | - | - | + + R - | 76 |
| OR A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee(\mathrm{Ri})$ | - | - | - | + + R - | 78 to 7F |
| CMP dir,\#d8 | 5 | 3 | (dir) - d8 | - | - | - | + + + + | 95 |
| CMP @EP,\#d8 | 4 | 2 | ( (EP) ) - d8 | - | - | - | + + + + | 97 |
| CMP @IX +off,\#d8 | 5 | 3 | ( (IX) + off) - d8 | - | - | - | + + + + | 96 |
| CMP Ri,\#d8 | 4 | 2 | (Ri) - d8 | - | - | - | + | 98 to 9 F |
| INCW SP | 3 | 1 | $(\mathrm{SP}) \leftarrow(\mathrm{SP})+1$ | - | - | - | ---- | C1 |
| DECW SP | 3 | 1 | $(\mathrm{SP}) \leftarrow(\mathrm{SP})-1$ | - | - | - | ---- | D1 |

Table 4 Branch Instructions (17 instructions)

| Mnemonic | ~ | \# | Operation | TL | TH | AH | NZVC | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BZ/BEQ rel | 3 | 2 | If $\mathrm{Z}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{rel}$ | - | - | - | ---- | FD |
| BNZ/BNE rel | 3 | 2 | If $\mathrm{Z}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FC |
| BC/BLO rel | 3 | 2 | If $\mathrm{C}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | F9 |
| BNC/BHS rel | 3 | 2 | If $\mathrm{C}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | F8 |
| BN rel | 3 | 2 | If $\mathrm{N}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FB |
| BP rel | 3 | 2 | If $\mathrm{N}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{rel}$ | - | - | - | ---- | FA |
| BLT rel | 3 | 2 | If $\mathrm{V} \forall \mathrm{N}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FF |
| BGE rel | 3 | 2 | If $\mathrm{V} \forall \mathrm{N}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FE |
| BBC dir: b,rel | 5 | 3 | If (dir: b) $=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{rel}$ | - | - | - | -+-- | B0 to B7 |
| BBS dir: b,rel | 5 | 3 | If (dir: b) $=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{rel}$ | - | - | - | -+-- | B8 to BF |
| JMP @A | 2 | 1 | $(\mathrm{PC}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | E0 |
| JMP ext | 3 | 3 | $(\mathrm{PC}) \leftarrow \mathrm{ext}$ | - | - | - | ---- | 21 |
| CALLV \#vct | 6 | 1 | Vector call | - | - | - | ---- | E8 to EF |
| CALL ext | 6 | 3 | Subroutine call | - | - | - |  | 31 |
| XCHW A,PC | 3 | 1 | $(\mathrm{PC}) \leftarrow(\mathrm{A}),(\mathrm{A}) \leftarrow(\mathrm{PC})+1$ | - | - | dH |  | F4 |
| RET | 4 | 1 | Return from subrountine | - | - | - |  | 20 |
| RETI | 6 | 1 | Return form interrupt | - | - | - | Restore | 30 |

Table 5 Other Instructions (9 instructions)

| Mnemonic | $\sim$ | $\#$ | Operation | TL | TH | AH | NZ V C | OP code |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | ---: |
| PUSHW A | 4 | 1 |  | - | - | - | ---- | 40 |
| POPW A | 4 | 1 |  | - | - | dH | --- | 50 |
| PUSHW IX | 4 | 1 |  | - | - | 41 |  |  |
| POPW IX | 4 | 1 |  | - | - | - | --- | 51 |
| NOP | 1 | 1 |  | --- | 00 |  |  |  |
| CLRC | 1 | 1 |  | - | - | - | ---- | 81 |
| SETC | 1 | 1 |  | - | - | - | $---R$ | 91 |
| CLRI |  |  | - | - | - | $---S$ | 80 |  |
| SETI | 1 | 1 |  | - | - | - | ---- | 90 |

## MB89680 Series

## INSTRUCTION MAP

| L | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | NOP | SWAP | RET | RETI | $\begin{array}{r} \text { PUSHW } \\ \text { A } \end{array}$ | POPW A | MOV A,ext | MOVW A,PS | CLRI | SETI | CLRB <br> dir: 0 | $\left\lvert\, \begin{aligned} & \text { BBC } \\ & \text { dir: 0,rel } \end{aligned}\right.$ | INCW <br> A | DECW <br> A | JMP <br> @A | MOVW <br> A,PC |
| 1 | MULU <br> A | DIVU <br> A | JMP addr16 | CALL addr16 | PUSHW <br> IX | $\begin{array}{r} \text { POPW } \\ \text { IX } \end{array}$ | MOV ext,A | MOVW PS,A | CLRC | SETC | CLRB dir: 1 | BBC <br> dir: 1,rel | INCW SP | DECW SP | MOVW SP,A | MOVW <br> A,SP |
| 2 | ROLC <br> A | CMP <br> A | ADDC <br> A | SUBC <br> A | $\begin{gathered} \mathrm{XCH} \\ \mathrm{~A}, \mathrm{~T} \end{gathered}$ | XOR <br> A | AND <br> A | OR <br> A | MOV <br> @A,T | MOV A,@A | CLRB dir: 2 | BBC <br> dir: 2,rel | INCW $\mathrm{IX}$ | DECW $\mathrm{IX}$ | MOVW IX,A | MOVW A,IX |
| 3 | RORC <br> A | CMPW <br> A | ADDCW <br> A | SUBCW A | $\begin{gathered} \mathrm{XCHW} \\ \mathrm{~A}, \mathrm{~T} \end{gathered}$ | XORW <br> A | ANDW A | ORW <br> A | MOVW @A,T | MOVW A,@A | CLRB dir: 3 | BBC dir: 3, rel | INCW EP | $\begin{array}{\|} \text { DECW } \\ \text { EP } \end{array}$ | MOVW EP,A | MOVW <br> A,EP |
| 4 | MOV A,\#d8 | CMP <br> A,\#d8 | $\begin{aligned} & \text { ADDC } \\ & \text { A,\#d8 } \end{aligned}$ | SUBC <br> A,\#d8 |  | XOR <br> A,\#d8 | AND A,\#d8 | OR <br> A, \#d8 | DAA | DAS | CLRB dir: 4 | $\begin{aligned} & \text { BBC } \\ & \text { dir: 4,rel } \end{aligned}$ | MOVW A,ext | MOVW ext,A |  | XCHW <br> A,PC |
| 5 | MOV A,dir | CMP <br> A, dir | $\begin{aligned} & \text { ADDC } \\ & \text { A,dir } \end{aligned}$ | SUBC <br> A,dir | MOV dir,A | XOR <br> A,dir | AND A,dir | OR <br> A,dir | MOV dir,\#d8 | CMP <br> dir,\#d8 | CLRB <br> dir: 5 | $\left\lvert\, \begin{array}{l\|} \text { BBC } \\ \text { dir: } 5, \text { rel } \end{array}\right.$ | MOVW <br> A,dir | MOVW dir,A | MOVW SP,\#d16 | XCHW A,SP |
| 6 | MOV A,@IX+d | $\begin{aligned} & \text { CMP } \\ & \text { A,@IX +d } \end{aligned}$ | ADDC <br> A,@IX+d | SUBC <br> A,@IX+d | MOV <br> @IX +d,A | XOR <br> A,@IX+d | AND <br> A,@IX+d | OR <br> A,@IX+d | MOV @1X+d.\#d8 | CMP <br> @X +d,\#d8 | CLRB <br> dir: 6 | $\left\lvert\, \begin{aligned} & \text { BBC } \\ & \text { dir: 6,rel } \end{aligned}\right.$ | MOVW <br> A,@IX+d | MOVW @IX+d,A | MOVW IX,\#d16 | $\begin{array}{r} \mathrm{XCHW} \\ \mathrm{~A}, \mathrm{IX} \end{array}$ |
| 7 | MOV A,@EP | CMP <br> A,@EP | ADDC <br> A,@EP | SUBC <br> A,@EP | MOV @EP,A | XOR <br> A,@EP | AND A,@EP | OR <br> A,@EP | MOV @EP,\#d8 | CMP <br> @EP,\#d8 | CLRB dir: 7 | BBC <br> dir: 7,rel | MOVW <br> A,@EP | MOVW @EP,A | MOVW <br> EP,\#d16 | XCHW <br> A,EP |
| 8 | MOV A,R0 | CMP <br> A,R0 | $\begin{aligned} & \text { ADDC } \\ & \text { A,R0 } \end{aligned}$ | SUBC A,R0 | $\begin{array}{\|c} \mathrm{MOV} \\ \mathrm{RO}, \mathrm{~A} \end{array}$ | $\begin{array}{\|} \mathrm{XOR} \\ \mathrm{~A}, \mathrm{RO} \end{array}$ | AND <br> A,R0 | $\begin{array}{\|l\|} \hline \text { OR } \\ \text { A,RO } \end{array}$ | MOV R0,\#d8 | $\begin{aligned} & \text { CMP } \\ & \text { R0,\#d8 } \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { SETB } \\ \text { dir: } 0 \end{array}$ | $\begin{aligned} & \text { BBS } \\ & \text { dir: } 0, \text { rel } \end{aligned}$ | INC | $\mathrm{DEC}_{\mathrm{RO}}$ | CALLV <br> \#0 | $\mathrm{BNC}_{\text {rel }}$ |
| 9 | MOV A,R1 | CMP <br> A,R1 | $\begin{aligned} & \text { ADDC } \\ & \text { A,R1 } \end{aligned}$ | SUBC A,R1 | $\underset{\mathrm{R} 1, \mathrm{~A}}{\mathrm{MOV}}$ | XOR <br> A,R1 | AND A,R1 | OR <br> A,R1 | MOV R1,\#d8 | CMP <br> R1,\#d8 | SETB <br> dir: 1 | BBS <br> dir: 1,rel | INC <br> R1 | $\mathrm{DEC}_{\mathrm{R} 1}$ | CALLV <br> \#1 | BC <br> rel |
| A | MOV A,R2 | CMP <br> A,R2 | $\begin{aligned} & \text { ADDC } \\ & \text { A,R2 } \end{aligned}$ | SUBC A,R2 | $\begin{array}{\|c} \mathrm{MOV} \\ \mathrm{R} 2, \mathrm{~A} \end{array}$ | XOR <br> A,R2 | AND A,R2 | OR A,R2 | MOV R2,\#d8 | CMP <br> R2,\#d8 | SETB dir: 2 | BBS <br> dir: 2,rel | INC <br> R2 | $\mathrm{DEC}_{\mathrm{R} 2}$ | CALLV <br> \#2 | BP <br> rel |
| B | MOV A,R3 | CMP <br> A,R3 | $\begin{aligned} & \text { ADDC } \\ & \text { A,R3 } \end{aligned}$ | SUBC <br> A,R3 | $\begin{array}{\|r\|} \text { MOV } \\ \text { R3,A } \end{array}$ | $\begin{aligned} & \text { XOR } \\ & \text { A,R3 } \end{aligned}$ | AND A,R3 | OR A,R3 | MOV R3,\#d8 | CMP R3,\#d8 | SETB dir: 3 | BBS <br> dir: 3,rel | INC <br> R3 | DEC | CALLV <br> \#3 | $\mathrm{BN}$ <br> rel |
| C | MOV A,R4 | CMP <br> A,R4 | $\begin{aligned} & \text { ADDC } \\ & \text { A,R4 } \end{aligned}$ | SUBC <br> A,R4 | $\begin{aligned} & \mathrm{MOV} \\ & \mathrm{R} 4, \mathrm{~A} \end{aligned}$ | XOR <br> A,R4 | AND <br> A,R4 | OR <br> A,R4 | MOV R4,\#d8 | CMP <br> R4,\#d8 | SETB <br> dir: 4 | BBS <br> dir: 4,rel | INC <br> R4 | $\mathrm{DEC}_{\mathrm{R4}}$ | CALLV <br> \#4 | BNZ <br> rel |
| D | MOV A,R5 | CMP <br> A,R5 | $\begin{aligned} & \text { ADDC } \\ & \text { A,R5 } \end{aligned}$ | SUBC <br> A,R5 | $\underset{\text { R5,A }}{\mathrm{MOV}}$ | XOR <br> A,R5 | AND <br> A,R5 | OR <br> A,R5 | MOV R5,\#d8 | CMP <br> R5,\#d8 | SETB dir: 5 | BBS <br> dir: 5,rel | INC <br> R5 | $\mathrm{DEC}_{\mathrm{R} 5}$ | CALLV <br> \#5 | $\mathrm{BZ}_{\text {rel }}$ |
| E | MOV A,R6 | CMP <br> A,R6 | $\begin{aligned} & \text { ADDC } \\ & \text { A,R6 } \end{aligned}$ | $\begin{array}{\|} \text { SUBC } \\ \text { A,R6 } \end{array}$ | $\underset{\mathrm{R} 6, \mathrm{~A}}{\mathrm{MOV}}$ | XOR <br> A,R6 | AND A,R6 | OR A,R6 | MOV R6,\#d8 | CMP <br> R6,\#d8 | SETB dir: 6 | BBS <br> dir: 6,rel | INC | $\mathrm{DEC}_{\mathrm{R6}}$ | CALLV <br> \#6 | BGE <br> rel |
| F | MOV A,R7 | CMP A,R7 | $\begin{aligned} & \text { ADDC } \\ & \text { A,R7 } \end{aligned}$ | SUBC <br> A,R7 | $\underset{\text { R7,A }}{\mathrm{MOV}}$ | XOR <br> A,R7 | AND A,R7 | OR <br> A,R7 | MOV R7,\#d8 | CMP <br> R7,\#d8 | SETB dir: 7 | BBS <br> dir: 7,rel | INC <br> R7 | $\mathrm{DEC}_{\mathrm{R7}}$ | CALLV <br> \#7 | BLT <br> rel |

## MB89680 Series

## MASK OPTIONS

| No. | Part number | MB89689 | MB89P689 MB89W689 | MB89PV680 |
| :---: | :---: | :---: | :---: | :---: |
|  | Specifying procedure | Spcify when ordering masking | Set with EPROM programmer | Setting not possible |
| 1 | Pull-up resistors P00 to P07, P10 to P17, P30 to P37, P60 to P67, P90 to P97, PA0 to PA7 | Selectable by pin | Selectable by pin | Fixed to without a pull-up resistor |
| 2 | Power-on reset (POR) With power-on reset Without power-on reset | Selectable | Selectable | Fixed to with power-on reset |
| 3 | Oscillation stabilization time selection (OSC) <br> The initial value of the main clock oscillation stabilization time can be set with WTM1 and WTMO bit. | Selectable    <br> WTM1 WTM0   <br> 0 $0:$ $2^{3} / F_{C H}$  <br> 0 $1:$ $2^{12} / F_{C H}$  <br> 1 $0:$ $2^{16} \mathrm{~F}_{\mathrm{CH}}$  <br> 1 $1:$ $2^{18} / \mathrm{F}_{\mathrm{CH}}$  | Selectable    <br> WTM1 WTM0   <br> 0 $0:$ $2^{3 /} / F_{C H}$  <br> 0 $1:$ $2^{12} / F_{C H}$  <br> 1 $0:$ $2^{16} F_{\text {CH }}$  <br> 1 $1:$ $2^{18} / F_{C H}$  | Fixed to oscillation stabilization time of $2^{18 /} /$ сн |
| 4 | Reset pin output (RST) With reset output Without reset output | Selectable | Selectable | Fixed to with reset output |
| 5 | Clock mode selection (CLK) Dual-clock mode Single-clock mode | Selectable | Selectable | Fixed to dual clock |

■ ORDERING INFORMATION

| Part number | Package | Remarks |
| :--- | :---: | :---: |
| MB89689PF | $\begin{array}{c}\text { 100-pin Plastic QFP } \\ \text { MB89P689PF }\end{array}$ (FPT-100P-M06) |  |$]$

## PACKAGE DIMENSIONS

## 100-pin Plastic QFP <br> (FPT-100P-M06)


© 1994 FUUITSU LIMITED F100008-3C-2
Dimensions in mm (inches)

100-pin Ceramic QFP
(FPT-100C-A02)


## MB89680 Series

## 100-pin Ceramic MQFP <br> (MQP-100C-P01)



## FUJITSU LIMITED

## For further information please contact:

## Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-8588, Japan
Tel: (044) 754-3763
Fax: (044) 754-3329
http://www.fujitsu.co.jp/
North and South America
FUJITSU MICROELECTRONICS, INC.
Semiconductor Division
3545 North First Street
San Jose, CA 95134-1804, USA
Tel: (408) 922-9000
Fax: (408) 922-9179
Customer Response Center
Mon. - Fri.: 7 am - 5 pm (PST)
Tel: (800) 866-8608
Fax: (408) 922-9179
http://www.fujitsumicro.com/

## Europe

FUJITSU MIKROELEKTRONIK GmbH
Am Siebenstein 6-10
D-63303 Dreieich-Buchschlag
Germany
Tel: (06103) 690-0
Fax: (06103) 690-122
http://www.fujitsu-ede.com/

## Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD \#05-08, 151 Lorong Chuan
New Tech Park
Singapore 556741
Tel: (65) 281-0770
Fax: (65) 281-0220
http://www.fmap.com.sg/

F9802
© FUJITSU LIMITED Printed in Japan

## All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).
CAUTION:
Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.

