MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Advance Information

16M CMOS Dynamic RAM Family Fast Page Mode, x4, 2K and 4K Refresh

The family of 16M dynamic RAMs is fabricated using 0.5µ CMOS high–speed silicon–gate process technology. It includes devices organized as 4,194,304 four–bit words. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost.

The x4 devices with 4096 cycle refresh (MCM516400B) require 12 address lines (12 rows, 10 columns), while the x4 devices with 2048 cycle refresh (MCM517400B) require only 11 address lines.

These devices are packaged in a standard 300 mil J-lead small outline package (SOJ) and a 300 mil thin-small-outline package (TSOP).

- · Three-State Data Output
- Fast Page Mode
- · TTL-Compatible Inputs and Outputs
- RAS-Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 2048 Cycle Refresh: MCM517400B = 32 ms
- 4096 Cycle Refresh: MCM516400B = 64 ms
- Fast Access Time (tpac):

MCM51x400B-50 = 50 ns (Max)

MCM51x400B-60 = 60 ns (Max)

MCM51x400B-70 = 70 ns (Max)

· Low Active Power Dissipation:

MCM516400B-50 = 550 mW (Max)

MCM516400B-60 = 440 mW (Max)

MCM516400B-70 = 385 mW (Max)

MCM517400B-50 = 715 mW (Max)

MCM517400B-60 = 605 mW (Max)

MCM517400B-70 = 523 mW (Max)

Low Standby Power Dissipation:

All Devices = 11 mW (Max, TTL Levels)

All Devices = 5.5 mW (Max, CMOS Levels)


PIN NAMES A0 - A11 Address Input DQ0 - DQ3 Data Input/Output Tenable W CAS Column Address Strobe DQ0 - DQ3 Data Input/Output VCC Power Supply (+ 5 V) VSS Ground W Read/Write Enable RAS NC No Connection


4M x 4

MCM516400B

Fast Page Mode 4096 Cycle Refresh

MCM517400B Fast Page Mode 2048 Cycle Refresh







This document contains information on a new product. Specifications and information herein are subject to change without notice

10/95

BLOCK DIAGRAMS 4096 CYCLE REFRESH BLOCK DIAGRAM MCM516400B



2048 CYCLE REFRESH BLOCK DIAGRAM MCM517400B



ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to + 7	٧
Voltage Relative to VSS for Any Pin Except VCC	V _{in} , V _{out}	- 0.5 to + 7	٧
Data Output Current	lout	50	mA
Power Dissipation	PD	900	mW
Operating Temperature Range	TA	0 to + 70	,C
Storage Temperature Range	T _{stq}	- 55 to + 150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS (All voltages referenced to VSS)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V
	V _{SS}	0	0	0	
Logic High Voltage, All Inputs	VIH	2.4	_	V _{CC} + 0.5 V	٧
Logic Low Voltage, All Inputs	VIL	- 0.5*	_	0.8	V

^{* -2.0} V at pulse width ≤ 20 ns.

DC CHARACTERISTICS AND SUPPLY CURRENTS (See note 1)

Characteris	itic	Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current (Operating)	MCM516400B-50, t _{RC} = 90 ns MCM516400B-60, t _{RC} = 110 ns MCM516400B-70, t _{RC} = 130 ns MCM517400B-50, t _{RC} = 90 ns MCM517400B-60, t _{RC} = 110 ns MCM517400B-70, t _{RC} = 130 ns	ICC1		100 80 70 130 110 95	mA	2, 3, 4
V _{CC} Power Supply Current (Standby) (RAS = 0	CAS = V _{IH}) Output Open	ICC2	_	2	mA	
V _{CC} Power Supply Current During RAS-Only F (CAS = V _{IH}) Output Open	Refresh Cycles MCM516400B–50, t _{RC} = 90 ns MCM516400B–60, t _{RC} = 110 ns MCM516400B-70, t _{RC} = 30 ns MCM517400B–50, t _{RC} = 90 ns MCM517400B–60, t _{RC} = 110 ns MCM517400B–70, t _{RC} = 130 ns	lcc3	111111	100 80 70 130 110 95	mA	2, 4
MCM516400	Mode Cycle (RAS = V _{IL}), DB-50, MCM517400B-50, tp _C = 35 ns DB-60, MCM517400B-60, tp _C = 40 ns DB-70, MCM517400B-70, tp _C = 45 ns	ICC4	_	80 70 60	mA	2, 3, 4
VCC Power Supply Current (Standby) (RAS = 0	DAS = V _{CC} - 0.5 V)	ICC5	_	1.0	mA	
V _{CC} Power Supply Current During CAS or Befo	ore RAS Refresh Cycle, Output Open MCM516400B–50, t _{RC} = 90 ns MCM516400B–60, t _{RC} = 110 ns MCM516400B–70, t _{RC} = 130 ns MCM517400B–60, t _{RC} = 90 ns MCM517400B–60, t _{RC} = 110 ns MCM517400B–70, t _{RC} = 130 ns	CC6	1 1	100 80 70 130 110 95	mA	2,4
Input Leakage Current (0 V \leq V _{in} \leq 6.0 V, Other	lkg(f)	-10	10	μA		
Output Leakage Current (0 V ≤ V _{out} ≤, 5.5 V, Q	llkg(O)	-10	10	μΑ		
Output High Voltage (IOH = ~ 5 mA)	Voн	2.4		V		
Output Low Voltage (I _{OL} = 4.2 mA)		VOL	_	0.4	٧	

NOTES:

- All voltages are referenced to V_{SS}.

- 2. ICC1, ICC3, ICC4, and ICC6 depend on cycle rate.

 3. ICC1, ICC4, depend on output loading. Specified values are obtained with the output open.

 4. Address can be changed once or less while RAS = V_{IL}. In case of I_{CC4}, it can be changed once or less during a fast page mode cycle (I_{PC}).

CAPACITANCE (f = 1.0, T_A = 25°, V_{CC} = 5 V, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Max	Unit
Input Capacitance A0 - A11, D	C _{in}	5	pF
Ğ, ĦĀS, CĀS, W		7	
I/O Capacitance (CAS = V _{IH} to Disable Output) DQ0 - DQ3, Q	C _{I/O}	7	рF

NOTE: Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: $C = I \Delta t/\Delta V$.

16M FAMILY AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ T}_{\Delta} = 0 \text{ to } 70^{\circ}\text{C}$. Unless Otherwise Noted)

ALL DEVICES: READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Symbol		MCM51	MCM51x400B-50		MCM51x400B-60		MCM51x400B-70		
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	[†] RELREL	†RC	90		110	_	130	_	ns	
Read-Write Cycle Time MCM516400B MCM517400B	[†] RELREL	†RWC	130 135		155 155		180 180	_	ns	
Access Time from RAS	†RELQV	†RAC	_	50	_	60	_	70	ns	8, 13, 14
Access Time from CAS	†CELQV	†CAC	_	13	_	15		20	ns	8, 13
Access Time from Column Address	^t AVQV	IAA	_	25	_	30	_	35	ns	8, 14
Access Time from Precharge CAS	†CEHQV	[†] CPA	_	30	_	35	_	40	ns	8
CAS to Output in Low-Z	[†] CELQX	tCLZ	0		0		0	_	ns	8
Output Buffer and Turn-Off Delay	1CEHQZ	†OFF	0	13	0	15	0	15	ns	9
Transition Time (Rise and Fall)	tŢ	tT	3	50	3	50	3	50	ns	7
RAS Precharge Time	^t REHREL	tRP	30		40	_	50	_	ns	
RAS Pulse Width	^t RELREH	tRAS	50	10 k	60	10 k	70	10 k	ns	
RAS Hold Time	^t CELREH	tRSH	13		15		20		ns	
CAS Hold Time	[†] RELCEH	tcsH	50	_	60	_	70		ns	
CAS Precharge to RAS Hold Time	^t CEHREH	†RHCP	30	_	35	_	40	_	ns	
CAS Pulse Width	[†] CELCEH	tCAS	13	10 k	15	10 k	20	10 k	ns	
RAS to CAS Delay Time	[†] RELCEL	tRCD	17	37	20	45	20	50	ns	13
RAS to Column Address Delay Time	¹ RELAV	†RAD	12	25	15	30	15	35	ns	14
CAS to RAS Precharge Time	[†] CEHREL	tCRP	5	_	5	_	5	_	ns	
CAS Precharge Time	[†] CEHCEL	tCP	10	_	10	_	10	_	ns	
Row Address Setup Time	†AVREL	IASR	0	-	0		0	_	ns	
Row Address Hold Time	†RELAX	tRAH	7	_	10	_	10	_	ns	
Column Address Setup Time	†AVCEL	†ASC	0	_	0	_	0		ns	
Column Address Hold Time	[†] CELAX	†CAH	10	_	10	 - 	15		ns	
Column Address to RAS Lead Time	†AVREH	^t RAL	25		30	_	35		ns	
Read Command Setup Time	†WHCEL	†RCS	0	_	0	<u> </u>	0	_	ns	
Read Command Hold Time Referenced to CAS	tCEHWX	[†] BCH	0	_	0		0	_	ns	10
Read Command Hold Time Referenced to RAS	tREHWX	tarh	0	_	0		0	_	ns	10

NOTES:

(continued)

^{1.} All voltages are referenced to VSS.

ICC1. ICC3. ICC4. ICC6 depend on cycle rate.
 ICC1. ICC4 depend on output loading. Specified values are obtained with the output open.
 Address can be charged once or less while RAS = V_{IL}. In case of I_{CC4}, it can be changed once or less during a fast page mode cycle (t_{PC}).
 An initial pause of 200 μs is required after power-up followed by 8 RAS only refresh cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS before RAS refresh cycles instead of 8 RAS only refresh cycles are required.

^{6.} AC measurements t_T = 5.0 ns.

^{7.} V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL}.

ALL DEVICES, READ, WRITE, AND READ-WRITE CYCLES (Continued)

	Symt	ool	MCM51x	400B-50	MCM51x	400B-60	MCM51x	400B-70		
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Command Hold Time Referenced to CAS	^t CELWH	tWCH	10	_	10	_	15	waters	ns	
Write Command Pulse Width	twLwH	twp	10	_	10	_	15	_	ns	
Write Command to RAS Lead Time	tWLREH	†RWL	15	_	15	_	20	_	ns	
Write Command to CAS Lead Time	tWLCEH	tCWL	15	_	15	_	20	_	ns	
Data In Setup Time	†DVCEL	tDS	0	_	0	_	0	_	ns	11
Data In Hold Time	†CELDX	^t DH	10	_	10	_	15		ns	11
Write Command Setup Time	^t WLCEŁ	twcs	0		0	_	0	_	ns	12
CAS to Write Delay	^t CELWL	tCWD	35		40		45		ns	12
RAS to Write Delay	†RELWL	tawd	73		85		95	_	ns	12
Column Address to Write Delay	†AVWL	tawD	48	_	55		60		ns	12
Refresh Period MCM516400B MCM517400B	†RVRV	tRFSH		64 32		64 32	_	64 32	ms	
CAS Setup Time for CAS Before RAS Refresh	†RELCEL	tCSR	5		5	_	5		ns	
CAS Hold Time for CAS Before RAS Refresh	[†] RELCEH	†CHR	10	_	10	_	10		ns	
RAS Precharge to CAS Active Time	†REHCEL	tRPC	5		5	_	5		ns	
CAS Precharge Time for CAS Before FIAS Counter Time	†CEHCEL	¹ CPT	20	_	20		20		ns	
Write Command Setup Time (Test Mode)	tWLREL	twrs	10		10	_	10		ns	
Write Command Hold Time (Test Mode)	†RELWH	twth	10		10	-	10		ns	
Write to RAS Precharge Time (CAS Before RAS Refresh)	twhrel	tWRP	10	_	10	_	10	_	ns	
Write to RAS Hold Time (CAS Before RAS Refresh)	†RELWL	twrh	10		10	_	10	_	ns	

NOTES:

- 8. Measured with a load equivalent to 2 TTL loads and 100 pF.
- 9. tOFF (max) and tGZ (max) define the time at which the output achieves the open circuit condition and are not referenced to output voltage
- 10. Either tRCH or tRRH must be satisfied for a read cycle.
- 11. These parameters are referenced to CAS leading edge in early write cycles and to WRITE leading edge in Read–Modify–Write cycles.
- 12. twCs, tcwp, tRwp, tAwp and tcpwp are specified as reference points only. If twCs ≥ twCs (min), the cycle is an early write cycle and the DQ pins remain high impedance throughout the entire cycle. If tcwp ≥ tcwp (min), tawp ≥ tawp (min), tawp (mi and tCPWD ≥ tCPWD (min) (for fast page mode cycle only), the cycle is a read-modify-write cycle and the DQ pins will contain the data read from the selected address. If neither of these conditions are met; delayed write or at access time and until CAS or OE goes back to VIH, DQ is indeterminate.
- 13. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.

 14. Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only. If t_{RAD}
- is greater than the specified tRAD (max), then access time is controlled exclusively by tAA.

DEVICE-SPECIFIC AC OPERATING CONDITIONS AND CHARACTERISTICS

(VCC = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

4M x 4 CONFIGURATION-SPECIFIC READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Sym	bol	MCM51x	400B-50	MCM51	400B-60	MCM51x	400B-70		
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
RAS Hold Time Referenced to G	†GLREH	^t ROH	10	-	10	_	10		ns	
G Access Time	^t GLQV	^t GA		13	_	15	_	15	ns	5
G to Data Delay	tGLHDX	tGD	13		15	_	15	_	ns	6
Output Buffer Turn–Off Delay Time from $\overline{\mathbf{G}}$	†GHQZ	†GZ	0	13	0	15	0	15	ns	
G Command Hold Time	twlgl	tgн	15	-	15		15		ns	
Output Disable Setup Time	†GHCEL	†GDS	0		0	_	0	T -	ns	

NOTES:

- 1. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL}.
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- AC measurements t_T = 5.0 ns.
- 5. Measured with a current load equivalent to 2 TTL (~ 200 μA, + 4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- toff (max) and/or t_{GZ} (max) define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.

FAST PAGE MODE READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)


	Symi	bol	MCM51x	400B-50	MCM51x	400B-60	MCM51	400B-70		
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Fast Page Mode Cycle Time	^t CELCEL	†PC	35	_	40	_	45	_	ns	
CAS Precharge to RAS Hold Time (Fast Page Mode)	1CEHREH	^t RHCP	30	_	35	_	40	_	ns	
Fast Page Mode Read-Write Cycle Time MCM516400B MCM517400B	CELCEL	tPRWC	65 80	_	85 85	_	95 95	=	ns	
RAS Pulse Width (Fast Page Mode)	[†] RELREH	tRASP	50	200 k	60	200 k	70	200 k	ns	
CAS Precharge to Write Delay	†CEHWL	tCPWD	53		60	-	65		ns	5

NOTES:


- 1. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL}
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- 4. AC measurements $t_T = 5.0$ ns.
- 5. tWCS. ¹RWD, ¹CWD, †AWD, and ¹CPWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if †MCS ≥ †MCS (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) through—out the entire cycle; if †CWD ≥ †CWD (min), †RWD ≥ †RWD (min), †AWD ≥ †AWD (min), and †CPWD ≥ †CPWD (min) (page mode), the cycle is a read—write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.

TIMING DIAGRAMS


PAGE MODE READ CYCLE




EARLY WRITE CYCLE




G CONTROLLED LATE WRITE CYCLE




READ - WRITE CYCLE







FAST PAGE MODE EARLY WRITE CYCLE



FAST PAGE MODE READ - WRITE CYCLE




RAS ONLY REFRESH CYCLE (W and G are Don't Care)




^{*}MCM516400B - A0 - A11; MCM517400B - A0 - A10.


CAS BEFORE RAS REFRESH CYCLE (G and A0 - A10 or A11 are Don't Care)




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (EARLY WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power-up, an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 32 milliseconds or 64 milliseconds, for MCM517400B and MCM516400B, respectively), a wakeup sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

MCM516400B: The twelve address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (\overline{RAS}) and column address strobe (\overline{CAS}), into two separate address fields. A total of twenty two address bits, twelve rows and ten columns, will decode one of the 4,194,304 four bit word locations in the device. \overline{RAS} active transition is followed by \overline{CAS} active transition (active = V_{IL} , transition) for all read or write cycles. The delay between \overline{RAS} and \overline{CAS} active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external \overline{CAS} signal is ignored until an internal \overline{RAS} signal is available. This "gate" feature on the external \overline{CAS} clock enables the internal \overline{CAS} line as soon as the row address hold time (trah) specification is met (and defines trac) minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the \overline{CAS} clock.

MCM517400B: The eleven address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (\overline{RAS}) and column address strobe (\overline{CAS}), into two separate 11–bit address fields. A total of twenty two address bits, eleven rows and eleven columns, will decode one of the 4,194,304 four bit word locations in the device. \overline{RAS} active transition is followed by \overline{CAS} active transition (active = V_{IL} , t_{RCD} minimum) for all read or write cycles. The delay between \overline{RAS} and \overline{CAS} active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external \overline{CAS} signal is ignored until an internal \overline{RAS} signal is available. This "gate" feature on the external \overline{CAS} clock enables the internal \overline{CAS} line as soon as the row address hold time (t_{RAH}) specification is met (and defines t_{RCD} minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the \overline{CAS} clock.

There are three other variations in addressing the 16M DRAM Family per device: \overline{RAS} -only refresh cycle, \overline{CAS} before \overline{RAS} refresh cycle, and page mode. All are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with four different cycles: "normal" random read cycle, fast page mode read cycle, read–write cycle, and fast page mode read–write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with RAS and CAS active transitions latching the desired bit location. The write (W) input level must be high

(VIH), tRCS (minimum) before the $\overline{\text{CAS}}$ or active transition, to enable read mode.

Both the RAS and CAS clocks trigger a sequence of events that are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window.

For MCM516400B and MCM517400B, both CAS and output enable (G) control read access time: CAS must be active before or at tRCD maximum and G must be active tRAC-tGA (both minimum) after RAS active transition to guarantee valid data out (Q) at tRAC. If the tRCD maximum is exceeded and/or G active transition does not occur in time, read access time is determined by either the CAS or G clock active transition (tCAC or tGA).

WRITE CYCLE

The user can write to the DRAM with any of four cycles: early write, late write, fast page mode early write, and fast page mode read–write. Early and late write modes are discussed here, while fast page mode write operation is covered in a separate section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of \overline{W} to active (V_{IL}). Early and late write modes are distinguished by the active transition of \overline{W} , with respect to \overline{CAS} . Minimum active time t_{RAS} and t_{CAS}, and precharge time t_{RP}, apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time twcs before \overline{CAS} active transition. Column address setup and hold times (tps, tpH) are referenced to \overline{CAS} in an early write cycle. \overline{RAS} and \overline{CAS} clocks must stay active for tpWL and tcWL, respectively, after the start of the early write operation to complete the cycle.

A late—write cycle (referred to as \overline{G} —controlled write) occurs when \overline{W} active transition is made after \overline{CAS} active transition. \overline{W} active transition could be delayed for almost 10 microseconds after \overline{CAS} active transition, (tRCD+tCWD+tRWL+2tT) \leq tRAS, if other timing minimums (tRCD, tRWL, and tT) are maintained. D timing parameters are referenced to \overline{W} active transition in a late write cycle. Output buffers are enabled by \overline{CAS} active transition. 4M x 4 outputs are switched off by \overline{G} inactive transition, which is required to write to the device. Q may be indeterminate (see note 12 of AC Operating Conditions table). \overline{RAS} and \overline{CAS} must remain active for tRWL and tCWL, respectively, after \overline{W} active transition to complete the write cycle. \overline{G} (4M x 4) devices must remain inactive for tgH after \overline{W} active transition to complete the write cycle.

READ-WRITE CYCLE

A read—write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the **WRITE CYCLE** section, except \overline{W} must remain high for tCWD and/or tAWD minimum, to guarantee valid Q before writing the bit.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all column locations (MCM516400B: 1024 columns; and MCM517400B: 2048 columns) on a selected row of the 16M DRAM family. Read access time in page mode (tCAC) is typically half the regular RAS clock access time, tRAC. Page mode operation consists of keeping RAS active while toggling CAS

between V_{IH} and V_{IL} . The row is latched by \overline{RAS} active transition, while each \overline{CAS} active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read, write, or read-write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, \overline{CAS} transitions to inactive for minimum tcp, while \overline{RAS} remains low (V_{IL}). The second \overline{CAS} active transition while \overline{RAS} is low initiates the first page mode cycle (tpcortpRwc). Either a read, write, or read-write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by transitions to inactive, coincident with or following \overline{CAS} inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the MCM516400B require refresh every 64 milliseconds, while refresh time for the MCM517400B is 32 milliseconds.

This is accomplished by cycling through the 4096 and 2048 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the 16M DRAM device family. Burst refresh, a refresh of all rows consecutively, must be performed every 64 milliseconds on the MCM516400B, and 32 milliseconds on the MCM517400B.

A normal read, write, or read—write operation to the RAM will refresh all the bits (4096 or 2048) associated with the particular row decodes. Three other methods of refresh, RAS—only refresh, CAS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

 $\overline{\text{RAS}}$ -only refresh consists of $\overline{\text{RAS}}$ transition to active, latching the row address to be refreshed, while $\overline{\text{CAS}}$ remains high (VIH) throughout the cycle. An external counter should be employed to ensure that all rows are refreshed within the specified limit.

CAS Before RAS Refresh

CAS before RAS refresh is enabled by bringing CAS active before RAS. This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh). W must be inactive fortime tymp before and time tymp Hafter RAS active transition to prevent switching the device into a **test mode cycle**.

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding \overline{CAS} active at the end of a read or write cycle while \overline{RAS} cycles inactive for t_{RP} and back to active starts the hidden refresh. This is essentially the execution of a \overline{CAS} before \overline{RAS} refresh from a cycle in progress (see Figure 1). \overline{W} is subject to the same conditions with respect to \overline{RAS} active transition (to prevent test mode entry) as in \overline{CAS} before \overline{RAS} refresh.

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a CAS before RAS refresh counter test. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 4096 or 2048 cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed after a minimum of eight **CAS** before **RAS** initialization cycles. Test procedure:

- 1. Write 0s into all memory cells with normal write mode.
- Select a column address, read 0 out and write 1 into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 4096 or 2048 times, depending on device type.
- Read the 1s that were written in step two in normal read mode.
- 4. Using the same starting column address as in step two, read 1 out and write 0 into the cell by performing the CAS before RAS refresh counter test, read—write cycle. Repeat this operation 4096 or 2048 times, depending on device type.
- Read 0s which were written in step four in normal read mode.
- 6. Repeat steps one through five using complement data.

TEST MODE

The internal organization of the MCM516400B and MCM517400B allows the device to be tested as if it were a 1M x 16 DRAM. In **Test Mode** operation, column addresses A1 and A0 are ignored. A test mode cycle reads and/or writes data to a bit in each of the sixteen 1M blocks in parallel. During a write cycle, data is written using only DQ0, while during a read cycle, if all 16 bits are equal (all 0s or all 1s), DQ3 will indicate a 1. Otherwise, DQ3 will indicate a 0. DQ0, DQ1, and

DQ2 always indicate a 1 during test mode read cycle. See Test Mode block diagram.

W, CAS before RAS timing puts the device in Test Mode, as shown in the test mode timing diagram. A CAS before RAS refresh cycle or a RAS only refresh cycle places the device back in normal mode. Refresh is performed in test mode by using a W, CAS before RAS refresh cycle which uses the internal refresh address counter.




Figure 1. Hidden Refresh Cycle

TEST MODE AC OPERATING CONDITIONS AND CHARACTERISTICS


(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

READ, WRITE, AND READ-WRITE CYCLES

	Symt	ool	MCM51x	400B-50	MCM51x	400B-60	MCM51x	400B-70		
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	†RELREL	†RC	95		115	_	135	_	ns	
Fast Page Mode Cycle Time MCM516400B MCM517400B	†CELCEL	t _{PC}	35 40		45 45		50 50	_	ns	
Access Time from RAS	^t RELQV	^t RAC	-	55		65	-	75	ns	
Access Time from CAS	^t CELQV	^t CAC		18		20		25	ns	
Access Time from Column Address	^t AVQV	†AA	-	30		35	-	40	ns	
Access Time from Precharge CAS	tCEHQV	^t CPA		35		40	_	45	ns	
RAS Pulse Width	†RELREH	†RAS	55	10 k	65	10 k	75	10 k	ns	
RAS Pulse Width (Fast Page Mode)	†RELREH	†RASP	55	200 k	65	200 k	75	200 k	ns	
RAS Hold Time	^t CELREH	trsh	18		20		25	_	ns	
CAS Hold Time	^t RELC E H	tcsH	55		65	_	75	_	ns	
CAS Precharge to RAS Hold Time MCM516400B MCM517400B	†CEHREH	^t RHCP	40 35	_	40 40		45 45	_	ns	
CAS Pulse Width	†CELCEH	¹ CAS	18	10 k	20	10 k	25	10 k	ns	
Column Address to RAS Lead Time	^t AVREH	tRAL	30	_	35	_	40	-	ns	

TEST MODE TIMING DIAGRAMS

WRITE OR CAS BEFORE RAS REFRESH CYCLE (TEST MODE ENTRY) (G and A0 – A10 or 11 are Don't Care)




NOTE: Once the device is put into Test Mode with the Test Mode Entry Cycle, any of the standard cycles (Read, Write, Fast Page Mode, etc.) may be used to test the part, providing that the timing parameters are modified as described in the Test Mode AC Operating Conditions and Characteristics table. The timing diagrams previously presented are valid for all cycles performed in Test Mode.

MODE DEPENDENT ON CAS AND W WHEN RAS FALLS


MODE DEI ENDENT ON ONO AND IT WHEN THE								
Mode	CAS	W*						
Read, Write, RMW, FPM	1	0						
CBR Refresh, Test Mode Exit	0	1						
Test Mode Entry	0	0						

^{*}Logic state when RAS transitions low.

TEST MODE BLOCK DIAGRAM (MCM516400B, MCM517400B)



ORDERING INFORMATION (Order by Full Part Number)



16M DEVICE NUMBERS

MCM516400BJ50	MCM517400BJ50
MCM516400BJ60	MCM517400BJ60
MCM516400BJ70	MCM517400BJ70
MCM516400BT50	MCM517400BT50
MCM516400BT60	MCM517400BT60
MCM516400BT70	MCM517400BT70
MCM516400BJ50R	MCM517400BJ50R
MCM516400BJ60R	MCM517400BJ60R
MCM516400BJ70R	MCM517400BJ70R
MCM516400BT50R	MCM517400BT50R
MCM516400BT60R	MCM517400BT60R
MCM516400BT70R	MCM517400BT70R