

1 Gigabit Synchronous DRAM

DPD128MX8XKY5


DESCRIPTION:

The Memory Stack™ series is a family of interchangeable memory devices. The 1 Gigabit Synchronous DRAM assembly utilizes the space saving LP-Stack™ technology to increase memory density. This stack is constructed with two 512Mb (64M x 8) SDRAMs.


This 1Gb LP-Stack™ has been designed to fit in the same footprint as the 512Mb (64M x 8) SDRAM TSOPII monolithic. This stack allows for system upgrade while providing an alternative low cost memory solution.

FEATURES:

- Electrical characteristics meet semiconductor manufacturers' datasheets
- Memory organization:
(2) 512Mb memory devices. Each device arranged as 64M x 8 bits (16M x 8 bits x 4 banks)
- Memory stack organization:
128M x 8 bits (32M x 8 bits x 4 banks)
- JEDEC approved, 2 Rank stack pinout and footprint (with 2 CSs)
- Optimized for RDIMMs
- IPC-A-610, class 2, manufacturing standards
- Lead free manufacturing process
- Package: 54-Pin TSOPII stack



PIN NAMES	
A0-A12	Row Address: A0-A12 Column Address: A0-A9, A11
BA0, BA1	Bank Select Address
DQ0-DQ7	Data In/Data Out
CAS	Column Address Strobe
RAS	Row Address Strobe
WE	Data Write Enable
DQM	Data Input/Output Mask
CKE	Clock Enable
CLK	System Clock
CS0, CS1	Chip Selects
VDD/VSS	Power Supply/Ground
VDDQ/VSSQ	Data Output Power/Ground
NC	No Connect



ORDERING INFORMATION

DP PREFIX	SD TYPE	128M MEMORY DEPTH	X DESIG	8 MEMORY WIDTH	X DESIG	KY5 PACKAGE	- SUPPLIER	- MFR ID	XX MEMORY REVISION	X CYCLE TIME	XXX
											P12
											P13
											12
											10
											08
											75
											75P2
											70
											70P2
											60
											55
											BLANK
											n
											MANUFACTURER CODE *
											SUPPLIER CODE *
											STACKABLE TSOP
											256 MEGABIT LVTTL BASED
											MODULE WITHOUT SUPPORT LOGIC
											SYNCHRONOUS DRAM

* Contact your sales representative for supplier and manufacturer codes.

NOTE:

1. AC Parameters of base memory are unchanged from device manufacturers' specifications.
2. DC Parameters may be affected by stacking. Please refer to application note 53A004-00 for further information.
3. For assembly and inspection procedures, refer to application note 53A001-00.
4. Maximum reflow temperature recommendation is 215°C.

MECHANICAL DIAGRAM

