

SRAM MODULE

256K x 32 SRAM LOW VOLTAGE

FEATURES

- High speed: 17, 20 and 25ns
- High-density 1MB design
- High-performance, low-power, CMOS double-metal process
- Single +3.3V ± 0.3V power supply
- 5V-tolerant I/O
- Easy memory expansion with \overline{CE} and \overline{OE} functions
- Industry-standard pinout
- All inputs and outputs are TTL-compatible
- Low profile

OPTIONS

- Timing

17ns access	-17
20ns access	-20
25ns access	-25
- Packages


64-pin SIMM	M
64-pin ZIP	Z
- 2V data retention (optional) L
- 2V data retention, low power (optional) LP
- Part Number Example: MT8LS25632Z-20 LP

NOTE: Not all combinations of speed, data retention and low power are necessarily available. Please contact the factory for availability of specific part number combinations.

MARKING

PIN ASSIGNMENT (Top View)

64-Pin SIMM (SE-3)



64-Pin ZIP (SG-1)



PIN #	SYMBOL						
1	Vss	17	A2	33	CE4	49	A4
2	PD0	18	A9	34	CE3	50	A11
3	PD1	19	DQ13	35	A17	51	A5
4	DQ1	20	DQ5	36	A16	52	A12
5	DQ9	21	DQ14	37	OE	53	Vcc
6	DQ2	22	DQ6	38	Vss	54	A13
7	DQ10	23	DQ15	39	DQ25	55	A6
8	DQ3	24	DQ7	40	DQ17	56	DQ21
9	DQ11	25	DQ16	41	DQ26	57	DQ29
10	DQ4	26	DQ8	42	DQ18	58	DQ22
11	DQ12	27	Vss	43	DQ27	59	DQ30
12	Vcc	28	WE	44	DQ19	60	DQ23
13	A0	29	A15	45	DQ28	61	DQ31
14	A7	30	A14	46	DQ20	62	DQ24
15	A1	31	CE2	47	A3	63	DQ32
16	A8	32	CET	48	A10	64	Vss

GENERAL DESCRIPTION

The MT8LS25632 is a high-speed SRAM memory module containing 262,144 words organized in a x32-bit configuration. The module consists of eight low voltage 256K x 4 fast SRAMs mounted on a 64-pin, double-sided, FR4-printed circuit board.

Data is written into the SRAM memory when write enable (\overline{WE}) and chip enable (\overline{CE}) inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH and \overline{CE} and output enable (\overline{OE}) are LOW. \overline{CE} and/or \overline{OE} can set the output in High-Z for additional flexibility in system design and memory expansion.

PD0 and PD1 identify the module's density allowing interchangeable use of alternate density, industry standard modules. Four chip enable inputs, ($CE1$, $CE2$, $CE3$ and $CE4$) are used to enable the module's 4 bytes independently.

The Micron SRAM family uses a high-speed, low-power CMOS design in a four-transistor memory cell featuring double-layer metal, double-layer polysilicon technology.


All module components may be powered from a single +3.3V DC supply and all inputs and outputs are fully TTL-compatible.

The "L" and "LP" versions each provide a significant reduction in CMOS standby current (I_{SB2}) over the standard version. The "LP" version also provides a significant reduction in TTL standby current (I_{SB1}) through the use of gated inputs on the WE, OE and address lines, which also facilitates the design of battery backed systems. That is, the gated inputs simplify the design effort and circuitry required to protect against inadvertent battery current drain during power-down, when inputs may be at undefined levels.

SRAM MODULE

FUNCTIONAL BLOCK DIAGRAM

SRAM MODULE



TRUTH TABLE

MODE	OE	CE	WE	DQ	POWER
STANDBY	X	H	X	HIGH-Z	STANDBY
READ	L	L	H	Q	ACTIVE
NOT SELECTED	H	L	H	HIGH-Z	ACTIVE
WRITE	X	L	L	D	ACTIVE

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss.....	-0.5V to +4.6V
VIN	-0.5V to +6.0V
Storage temperature	-55°C to +125°C
Power dissipation	8W
Short circuit output current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ TA ≤ 70°C; Vcc = 3.3V ±0.3V)

DESCRIPTION	CONDITIONS		SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage			VIH	2.0	5.5V	V	1, 2
Input Low (Logic 0) Voltage			VIL	-0.3	0.8	V	1, 2
Input Leakage Current	0V ≤ VIN ≤ Vcc	A0-A17, WE, OE	IL11	-8	8	µA	
		CE1-CE4	IL12	-2	2	µA	
Input/Output Leakage Current	Output(s) disabled 0V ≤ Vout ≤ Vcc	DQ1-DQ32	ILo	-1	1	µA	
Output High Voltage	Ioh = -4.0mA		Voh	2.4		V	1
Output Low Voltage	Iol = 8.0mA		Vol		0.4	V	1
Supply Voltage			Vcc	3.0	3.6	V	1

SRAM MODULE

DESCRIPTION	CONDITIONS	SYM	VER	TYP	MAX			UNITS	NOTES
					-17	-20	-25		
Power Supply Current: Operating	CE ≥ VIL; Vcc = MAX f = MAX = 1/ t'RC outputs open	Icc	ALL	560	1,240	1,160	1,080	mA	3, 13
Power Supply Current: Standby	CE ≥ VIH; Vcc = MAX f = MAX = 1/ t'RC outputs open	Isb1	STD,L	160	360	320	280	mA	13
			LP	12	24	24	24	mA	
	CE ≥ Vcc -0.2V; Vcc = MAX VIN ≤ Vss +0.2V or VIN ≥ Vcc -0.2V; f = 0	Isb2	STD,L	8	24	24	24	mA	13
			LP	5.6	12	12	12	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: A0-A17, WE, OE	TA = 25°C; f = 1 MHz Vcc = 3.3V	Ci1	50	pF	4
Input Capacitance: CE1-CE4		Ci2	15	pF	4
Input/Output Capacitance: DQ1-DQ32		Ci/o	8	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS(Note 5) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{cc} = 3.3\text{V} \pm 0.3\text{V}$)

DESCRIPTION	SYM	-17		-20		-25		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle									
READ cycle time	t_{RC}	17		20		25		ns	
Address access time	t_{AA}		17		20		25	ns	
Chip Enable access time	t_{ACE}		17		20		25	ns	
Output hold from address change	t_{OH}	3		3		5		ns	
Chip Enable to output in Low-Z	t_{LZCE}	5		5		5		ns	7
Chip disable to output in High-Z	t_{HZCE}		7		8		10	ns	6, 7
Chip Enable to power-up time	t_{PU}	0		0		0		ns	
Chip disable to power-down time	t_{PD}		17		20		25	ns	
Output Enable access time	t_{AOE}		6		7		8	ns	
Output Enable to output in Low-Z	t_{LZOE}	0		0		0		ns	
Output disable to output in High-Z	t_{HZOE}		6		7		8	ns	6
WRITE Cycle									
WRITE cycle time	t_{WC}	17		20		25		ns	
Chip Enable to end of write	t_{CW}	12		12		15		ns	
Address valid to end of write	t_{AW}	12		12		15		ns	
Address setup time	t_{AS}	0		0		0		ns	
Address hold from end of write	t_{AH}	0		0		0		ns	
WRITE pulse width	t_{WP1}	12		12		15		ns	
WRITE pulse width	t_{WP2}	13		15		15		ns	
Data setup time	t_{DS}	8		8		10		ns	
Data hold time	t_{DH}	0		0		0		ns	
Write disable to output in Low-Z	t_{LZWE}	3		3		5		ns	7
Write Enable to output in High-Z	t_{HZWE}		7		8		10	ns	6, 7

AC TEST CONDITIONS

Input pulse levels	V _{SS} to 2.8V
Input rise and fall times	3ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

NOTES




1. All voltages referenced to V_{SS} (GND).
2. Overshoot: V_{IH} ≤ +6.0V for t ≤ t_{KC}/2
Undershoot: V_{IL} ≥ -2.0V for t ≤ t_{KC}/2
Power-up: V_{IH} ≥ +6.0V and V_{CC} ≤ 3.1V for t ≤ 200 msec.
3. I_{CC} is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1, unless otherwise noted.
6. t_{HZCE}, t_{HZOE} and t_{HZWE} are specified with C_L = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
7. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} and t_{HZWE} is less than t_{LZWE}.

8. W_E is HIGH for READ cycle.
9. Device is continuously selected. All chip enables are held in their active state.
10. Address valid prior to, or coincident with, latest occurring chip enable.
11. t_{RC}=READ cycle time
12. Chip enable and write enable can initiate and terminate a WRITE cycle.
13. Typical values are measured at 3.3V, 25°C and 20ns cycle time.
14. Typical currents are measured at 25°C. MAX is over operating temperature range.

SRAM MODULE



DATA RETENTION ELECTRICAL CHARACTERISTICS (L and LP versions only)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V _{CC} for Retention Data		V _{DRT}	2			V	
Data Retention Current L Version	C _E ≥ V _{CC} -0.2V Other inputs: V _{IN} ≥ V _{CC} -0.2V or V _{IN} ≤ V _{SS} +0.2V V _{CC} = 2V	I _{CCDR}		1.16	2.08	mA	14
Data Retention Current LP Version	C _E ≥ V _{CC} -0.2V V _{CC} = 2V	I _{CCDR}		1.16	2.08	mA	14
Chip Deselect to Data Retention Time		t _{CDR}	0			ns	4
Operation Recovery Time		t _R	t _{RC}			ns	4, 11

LOW V_{CC} DATA RETENTION WAVEFORMREAD CYCLE NO. 1^{8, 9}READ CYCLE NO. 2^{7, 8, 10}

DON'T CARE


UNDEFINED

WRITE CYCLE NO. 1¹²
 (Chip Enable Controlled)

WRITE CYCLE NO. 2¹²
 (Write Enable Controlled)


DON'T CARE

UNDEFINED

NOTE: Output enable (\overline{OE}) is inactive (HIGH).

WRITE CYCLE NO. 3^{7, 12}
 (Write Enable Controlled)


NOTE: Output enable (\overline{OE}) is active (LOW).