4-Mbit (256K x 18) Pipelined DCD Sync SRAM

Features

- **Registered inputs and outputs for pipelined operation**
- **Optimal for performance (Double-Cycle deselect)**
  - **— Depth expansion without wait state**
- **256K × 18 common I/O architecture**
- **3.3V core power supply (V_{DD})**
- **3.3V/2.5V I/O power supply (V_{DDQ})**
- **Fast clock-to-output times**
  - **— 2.6 ns (for 250-MHz device)**
- **Provide high-performance 3-1-1-1 access rate**
- **User-selectable burst counter supporting Intel® Pentium® interleaved or linear burst sequences**
- **Separate processor and controller address strobes**
- **Synchronous self-timed writes**
- **Asynchronous Output Enable**
- **Available in lead-free 100-Pin TQFP package**
- **"ZZ" Sleep Mode option**

Functional Description[1]

The CY7C1328G SRAM integrates 256K x 18 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining Chip Enable (CE_1), depth-expansion Chip Enables (CE_2 and CE_3), Burst Control inputs (ADSC, ADSP, and ADV), Write Enables ($BW_{[A:B]}$, and BWE), and Global Write (GW). Asynchronous inputs include the Output Enable (OE) and the ZZ pin.

Addresses and chip enables are registered at rising edge of clock when either Address Strobe Processor (ADSP) or Address Strobe Controller (ADSC) are active. Subsequent burst addresses can be internally generated as controlled by the Advance pin (ADV).

Address, data inputs, and write controls are registered on-chip to initiate a self-timed Write cycle.This part supports Byte Write operations (see Pin Descriptions and Truth Table for further details). Write cycles can be one to two bytes wide as controlled by the byte write control inputs. GW active LOW causes all bytes to be written. This device incorporates an additional pipelined enable register which delays turning off the output buffers an additional cycle when a deselect is executed.This feature allows depth expansion without penalizing system performance.

The CY7C1328G operates from a +3.3V core power supply while all outputs operate with a +3.3V or a +2.5V supply. All inputs and outputs are JEDEC-standard JESD8-5-compatible.

Selection Guide

	250 MHz	200 MHz	167 MHz	133 MHz	Unit
Maximum Access Time	2.6	2.8	3.5	4.0	ns
Maximum Operating Current	325	265	240	225	mA
Maximum CMOS Standby Current	40	40	40	40	mA

Note:
1. For best-practices recommendations, please refer to the Cypress application note *System Design Guidelines* on www.cypress.com.

Functional Block Diagram



Pin Configurations

100-Pin TQFP Pinout



Pin Definitions

Pin	TQFP	Type	Description
A_0, A_1, A	37,36,32,33 34,35,44,45, 46,47,48,49, 50,80,81,82, 99,100	Input-Synchronous	**Address Inputs used to select one of the 256K address locations**. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and $\overline{CE_1}$, CE_2, and $\overline{CE_3}$ are sampled active. $A_{[1:0]}$ are fed to the two-bit counter.
$\overline{BW_A}$ $\overline{BW_B}$	93,94	Input-Synchronous	**Byte Write Select Inputs, active LOW**. Qualified with $\overline{BWE}$ to conduct byte writes to the SRAM. Sampled on the rising edge of CLK.
$\overline{GW}$	88	Input-Synchronous	**Global Write Enable Input, active LOW**. When asserted LOW on the rising edge of CLK, a global write is conducted (ALL bytes are written, regardless of the values on $\overline{BW_{[A:B]}}$ and $\overline{BWE}$).
$\overline{BWE}$	87	Input-Synchronous	**Byte Write Enable Input, active LOW**. Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.
CLK	89	Input-Clock	**Clock Input**. Used to capture all synchronous inputs to the device. Also used to increment the burst counter when $\overline{ADV}$ is asserted LOW, during a burst operation.
$\overline{CE_1}$	98	Input-Synchronous	**Chip Enable 1 Input, active LOW**. Sampled on the rising edge of CLK. Used in conjunction with CE_2 and $\overline{CE_3}$ to select/deselect the device. $\overline{ADSP}$ is ignored if $\overline{CE_1}$ is HIGH. $\overline{CE_1}$ is sampled only when a new external address is loaded.
CE_2	97	Input-Synchronous	**Chip Enable 2 Input, active HIGH**. Sampled on the rising edge of CLK. Used in conjunction with $\overline{CE_1}$ and $\overline{CE_3}$ to select/deselect the device. CE_2 is sampled only when a new external address is loaded.
$\overline{CE_3}$	92	Input-Synchronous	**Chip Enable 3 Input, active LOW**. Sampled on the rising edge of CLK. Used in conjunction with $\overline{CE_1}$ and CE_2 to select/deselect the device. $\overline{CE_3}$ is sampled only when a new external address is loaded.
$\overline{OE}$	86	Input-Asynchronous	**Output Enable, asynchronous input, active LOW**. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, DQ pins are tri-stated, and act as input data pins. $\overline{OE}$ is masked during the first clock of a read cycle when emerging from a deselected state.
$\overline{ADV}$	83	Input-Synchronous	**Advance Input signal, sampled on the rising edge of CLK, active LOW**. When asserted, it automatically increments the address in a burst cycle.
$\overline{ADSP}$	84	Input-Synchronous	**Address Strobe from Processor, sampled on the rising edge of CLK, active LOW**. When asserted LOW, addresses presented to the device are captured in the address registers. $A_{[1:0]}$ are also loaded into the burst counter. When $\overline{ADSP}$ and $\overline{ADSC}$ are both asserted, only $\overline{ADSP}$ is recognized. $\overline{ASDP}$ is ignored when $\overline{CE_1}$ is deasserted HIGH.
$\overline{ADSC}$	85	Input-Synchronous	**Address Strobe from Controller, sampled on the rising edge of CLK, active LOW**. When asserted LOW, addresses presented to the device are captured in the address registers. $A_{[1:0]}$ are also loaded into the burst counter. When $\overline{ADSP}$ and $\overline{ADSC}$ are both asserted, only $\overline{ADSP}$ is recognized.
ZZ	64	Input-Asynchronous	**ZZ "sleep" Input, active HIGH**. When asserted HIGH places the device in a non-time-critical "sleep" condition with data integrity preserved. During normal operation, this pin has to be low or left floating. ZZ pin has an internal pull-down.
DQs $DQP_{[A:B]}$	58,59,62,63 68,69,72,73, 74,8,9, 12,13 18,19,22,23, 24	I/O-Synchronous	**Bidirectional Data I/O lines**. As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by $\overline{OE}$. When $\overline{OE}$ is asserted LOW, the pins behave as outputs. When HIGH, DQs and $DQP_{[A:B]}$ are placed in a tri-state condition.
V_{DD}	15,41,65,91	Power Supply	**Power supply inputs to the core of the device**.
V_{SS}	17,40,67,90	Ground	**Ground for the core of the device**.
V_{DDQ}	4,11,20,27, 54,61,70,77	I/O Power Supply	**Power supply for the I/O circuitry**.
V_{SSQ}	5,10,21,26, 55,60,71,76	I/O Ground	**Ground for the I/O circuitry**.

Pin Definitions (continued)

Pin	TQFP	Type	Description
MODE	31	Input-Static	**Selects Burst Order**. When tied to GND selects linear burst sequence. When tied to V_{DD} or left floating selects interleaved burst sequence. This is a strap pin and should remain static during device operation. Mode Pin has an internal pull-up.
NC	1,2,3,6,7,14, 16,25,28,29, 30,38,39,42, 43,51,52,53, 56,57,66,75, 78,79,95,96		**No Connects**. Not internally connected to the die.

Functional Overview

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock.

The CY7C1328G supports secondary cache in systems utilizing either a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486™ processors. The linear burst sequence is suited for processors that utilize a linear burst sequence. The burst order is user selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the Processor Address Strobe ($\overline{ADSP}$) or the Controller Address Strobe ($\overline{ADSC}$). Address advancement through the burst sequence is controlled by the $\overline{ADV}$ input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte write operations are qualified with the Byte Write Enable ($\overline{BWE}$) and Byte Write Select ($\overline{BW}_{[A:B]}$) inputs. A Global Write Enable ($\overline{GW}$) overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed write circuitry.

Synchronous Chip Selects $\overline{CE}_1$, CE_2, $\overline{CE}_3$ and an asynchronous Output Enable ($\overline{OE}$) provide for easy bank selection and output tri-state control. $\overline{ADSP}$ is ignored if CE_1 is HIGH.

Single Read Accesses

This access is initiated when the following conditions are satisfied at clock rise: (1) $\overline{ADSP}$ or $\overline{ADSC}$ is asserted LOW, (2) chip selects are all asserted active, and (3) the write signals ($\overline{GW}$, $\overline{BWE}$) are all deasserted HIGH. $\overline{ADSP}$ is ignored if CE_1 is HIGH. The address presented to the address inputs is stored into the address advancement logic and the Address Register while being presented to the memory core. The corresponding data is allowed to propagate to the input of the Output Registers. At the rising edge of the next clock the data is allowed to propagate through the output register and onto the data bus within t_{CO} if $\overline{OE}$ is active LOW. The only exception occurs when the SRAM is emerging from a deselected state to a selected state, its outputs are always tri-stated during the first cycle of the access. After the first cycle of the access, the outputs are controlled by the $\overline{OE}$ signal. Consecutive single read cycles are supported.

The CY7C1328G is a double-cycle deselect part. Once the SRAM is deselected at clock rise by the chip select and either $\overline{ADSP}$ or $\overline{ADSC}$ signals, its output will tri-state immediately after the next clock rise.

Single Write Accesses Initiated by $\overline{ADSP}$

This access is initiated when both of the following conditions are satisfied at clock rise: (1) $\overline{ADSP}$ is asserted LOW, and (2) chip select is asserted active. The address presented is loaded into the address register and the address advancement logic while being delivered to the memory core. The write signals ($\overline{GW}$, $\overline{BWE}$, and $\overline{BW}_{[A:B]}$) and $\overline{ADV}$ inputs are ignored during this first cycle.

$\overline{ADSP}$ triggered write accesses require two clock cycles to complete. If $\overline{GW}$ is asserted LOW on the second clock rise, the data presented to the DQx inputs is written into the corresponding address location in the memory core. If $\overline{GW}$ is HIGH, then the write operation is controlled by $\overline{BWE}$ and $\overline{BW}_{[A:B]}$ signals. The CY7C1328G provides byte write capability that is described in the Write Cycle Description table. Asserting the Byte Write Enable input ($\overline{BWE}$) with the selected Byte Write input will selectively write to only the desired bytes. Bytes not selected during a byte write operation will remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations.

Because the CY7C1328G is a common I/O device, the Output Enable ($\overline{OE}$) must be deasserted HIGH before presenting data to the DQ inputs. Doing so will tri-state the output drivers. As a safety precaution, DQ are automatically tri-stated whenever a write cycle is detected, regardless of the state of $\overline{OE}$.

Single Write Accesses Initiated by $\overline{ADSC}$

$\overline{ADSC}$ write accesses are initiated when the following conditions are satisfied: (1) $\overline{ADSC}$ is asserted LOW, (2) $\overline{ADSP}$ is deasserted HIGH, (3) chip select is asserted active, and (4) the appropriate combination of the write inputs ($\overline{GW}$, $\overline{BWE}$, and $\overline{BW}_{[A:B]}$) are asserted active to conduct a write to the desired byte(s). $\overline{ADSC}$ triggered write accesses require a single clock cycle to complete. The address presented is loaded into the address register and the address advancement logic while being delivered to the memory core. The $\overline{ADV}$ input is ignored during this cycle. If a global write is conducted, the data presented to the DQ_X is written into the corresponding address location in the memory core. If a byte write is conducted, only the selected bytes are written. Bytes not selected during a byte write operation will remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations.

Because the CY7C1328G is a common I/O device, the Output Enable ($\overline{OE}$) must be deasserted HIGH before presenting data to the DQ_X inputs. Doing so will tri-state the output drivers. As a safety precaution, DQ_X are automatically tri-stated whenever a write cycle is detected, regardless of the state of $\overline{OE}$.

Burst Sequences

The CY7C1328G provides a two-bit wraparound counter, fed by $A_{[1:0]}$, that implements either an interleaved or linear burst sequence. The interleaved burst sequence is designed specifically to support Intel Pentium applications. The linear burst sequence is designed to support processors that follow a linear burst sequence. The burst sequence is user selectable through the MODE input. Both read and write burst operations are supported.

Asserting $\overline{ADV}$ LOW at clock rise will automatically increment the burst counter to the next address in the burst sequence. Both read and write burst operations are supported.

Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation “sleep” mode. Two clock cycles are required to enter into or exit from this “sleep” mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the “sleep” mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the “sleep” mode. $\overline{CE}$s, $\overline{ADSP}$, and $\overline{ADSC}$ must remain inactive for the duration of t_{ZZREC} after the ZZ input returns LOW.

Interleaved Burst Address Table (MODE = Floating or V_{DD})

First Address A1, A0	Second Address A1, A0	Third Address A1, A0	Fourth Address A1, A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

Linear Burst Address Table (MODE = GND)

First Address A1, A0	Second Address A1, A0	Third Address A1, A0	Fourth Address A1, A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

ZZ Mode Electrical Characteristics

Parameter	Description	Test Conditions	Min.	Max.	Unit
I_{DDZZ}	Snooze mode standby current	ZZ $\geq V_{DD} - 0.2V$		40	mA
t_{ZZS}	Device operation to ZZ	ZZ $\geq V_{DD} - 0.2V$		$2t_{CYC}$	ns
t_{ZZREC}	ZZ recovery time	ZZ $\leq 0.2V$	$2t_{CYC}$		ns
t_{ZZI}	ZZ active to snooze current	This parameter is sampled		$2t_{CYC}$	ns
t_{RZZI}	ZZ inactive to exit snooze current	This parameter is sampled	0		ns

Truth Table [2, 3, 4, 5, 6]

Operation	Address Used	$\overline{CE_1}$	CE_2	$\overline{CE_3}$	ZZ	$\overline{ADSP}$	$\overline{ADSC}$	$\overline{ADV}$	$\overline{WRITE}$	$\overline{OE}$	CLK	DQ
Deselected Cycle, Power Down	None	H	X	X	L	X	L	X	X	X	L-H	Tri-State
Deselected Cycle, Power Down	None	L	L	X	L	L	X	X	X	X	L-H	Tri-State
Deselected Cycle, Power Down	None	L	X	H	L	L	X	X	X	X	L-H	Tri-State
Deselected Cycle, Power Down	None	L	L	X	L	H	L	X	X	X	L-H	Tri-State
Deselected Cycle, Power Down	None	L	X	H	L	H	L	X	X	X	L-H	Tri-State
ZZ Mode, Power-Down	None	X	X	X	H	X	X	X	X	X	X	Tri-State
Read Cycle, Begin Burst	External	L	H	L	L	L	X	X	X	L	L-H	Q
Read Cycle, Begin Burst	External	L	H	L	L	L	X	X	X	H	L-H	Tri-State
Write Cycle, Begin Burst	External	L	H	L	L	H	L	X	L	X	L-H	D
Read Cycle, Begin Burst	External	L	H	L	L	H	L	X	H	L	L-H	Q
Read Cycle, Begin Burst	External	L	H	L	L	H	L	X	H	H	L-H	Tri-State
Read Cycle, Continue Burst	Next	X	X	X	L	H	H	L	H	L	L-H	Q
Read Cycle, Continue Burst	Next	X	X	X	L	H	H	L	H	H	L-H	Tri-State
Read Cycle, Continue Burst	Next	H	X	X	L	X	H	L	H	L	L-H	Q
Read Cycle, Continue Burst	Next	H	X	X	L	X	H	L	H	H	L-H	Tri-State
Write Cycle, Continue Burst	Next	X	X	X	L	H	H	L	L	X	L-H	D
Write Cycle, Continue Burst	Next	H	X	X	L	X	H	L	L	X	L-H	D
Read Cycle, Suspend Burst	Current	X	X	X	L	H	H	H	H	L	L-H	Q
Read Cycle, Suspend Burst	Current	X	X	X	L	H	H	H	H	H	L-H	Tri-State
Read Cycle, Suspend Burst	Current	H	X	X	L	X	H	H	H	L	L-H	Q
Read Cycle, Suspend Burst	Current	H	X	X	L	X	H	H	H	H	L-H	Tri-State
Write Cycle, Suspend Burst	Current	X	X	X	L	H	H	H	L	X	L-H	D
Write Cycle, Suspend Burst	Current	H	X	X	L	X	H	H	L	X	L-H	D

Truth Table for Read/Write[2]

Function	$\overline{GW}$	$\overline{BWE}$	$\overline{BW_A}$	$\overline{BW_B}$
Read	H	H	X	X
Read	H	L	H	H
Write byte A - (DQ_A and DQP_A)	H	L	L	H
Write byte B - (DQ_B and DQP_B)	H	L	H	L
Write all bytes	H	L	L	L
Write all bytes	L	X	X	X

Notes:
2. X = "Don't Care." H = Logic HIGH, L = Logic LOW.
3. $\overline{WRITE}$ = L when any one or more Byte Write enable signals ($\overline{BW_A}$, $\overline{BW_B}$) and $\overline{BWE}$ = L or $\overline{GW}$ = L. $\overline{WRITE}$ = H when all Byte write enable signals ($\overline{BW_A}$, $\overline{BW_B}$), $\overline{BWE}$, $\overline{GW}$ = H.
4. The DQ pins are controlled by the current cycle and the $\overline{OE}$ signal. $\overline{OE}$ is asynchronous and is not sampled with the clock.
5. The SRAM always initiates a read cycle when ADSP is asserted, regardless of the state of $\overline{GW}$, $\overline{BWE}$, or $\overline{BW_X}$. Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, $\overline{OE}$ must be driven HIGH prior to the start of the write cycle to allow the outputs to tri-state. $\overline{OE}$ is a don't care for the remainder of the write cycle.
6. $\overline{OE}$ is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are tri-state when $\overline{OE}$ is inactive or when the device is deselected, and all data bits behave as output when $\overline{OE}$ is active (LOW).

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature ..... –65°C to +150°

Ambient Temperature with Power Applied..... –55°C to +125°C

Supply Voltage on V_{DD} Relative to GND..... –0.5V to +4.6V

Supply Voltage on V_{DDQ} Relative to GND ..... –0.5V to +V_{DD}

DC Voltage Applied to Outputs in tri-state ..... –0.5V to V_{DDQ} + 0.5V

DC Input Voltage ..... –0.5V to V_{DD} + 0.5V

Current into Outputs (LOW)..... 20 mA

Static Discharge Voltage..... > 2001V (per MIL-STD-883,Method 3015)

Latch -up Current..... > 200 mA

Operating Range

Range	Ambient Temperature (T_A)	V_{DD}	V_{DDQ}
Commercial	0°C to +70°C	3.3V –5%/+10%	2.5V–5% to V_{DD}
Industrial	–40°C to +85°C		

Electrical Characteristics Over the Operating Range[7, 8]

Parameter	Description	Test Conditions		Min.	Max.	Unit
V_{DD}	Power Supply Voltage			3.135	3.6	V
V_{DDQ}	I/O Supply Voltage			2.375	V_{DD}	V
V_{OH}	Output HIGH Voltage	V_{DDQ} = 3.3V, V_{DD} = Min., I_{OH} = –4.0 mA		2.4		V
		V_{DDQ} = 2.5V, V_{DD} = Min., I_{OH} = –1.0 mA		2.0		V
V_{OL}	Output LOW Voltage	V_{DDQ} = 3.3V, V_{DD} = Max., I_{OL} = 8.0 mA			0.4	V
		V_{DDQ} = 2.5V, V_{DD} = Max., I_{OL} = 1.0 mA			0.4	V
V_{IH}	Input HIGH Voltage[7]	V_{DDQ} = 3.3V		2.0	V_{DD} + 0.3V	V
		V_{DDQ} = 2.5V		1.7	V_{DD} + 0.3V	V
V_{IL}	Input LOW Voltage[7]	V_{DDQ} = 3.3V		–0.3	0.8	V
		V_{DDQ} = 2.5V		–0.3	0.7	V
I_X	Input Leakage Current except ZZ and MODE	GND ≤ V_I ≤ V_{DDQ}		–5	5	µA
	Input Current of MODE	Input = V_{SS}		–30		µA
		Input = V_{DD}			5	µA
	Input Current of ZZ	Input = V_{SS}		–5		µA
		Input = V_{DD}			30	µA
I_{OZ}	Output Leakage Current	GND ≤ V_I ≤ V_{DDQ}, Output Disabled		–5	5	µA
I_{DD}	V_{DD} Operating Supply Current	V_{DD} = Max., I_{OUT} = 0 mA, f = f_{MAX} = $1/t_{CYC}$	4-ns cycle, 250 MHz		325	mA
			5-ns cycle, 200 MHz		265	mA
			6-ns cycle, 167 MHz		240	mA
			7.5-ns cycle, 133 MHz		225	mA
I_{SB1}	Automatic CE Power-down Current—TTL Inputs	V_{DD} = Max., Device Deselected, V_{IN} ≥ V_{IH} or V_{IN} ≤ V_{IL}, f = f_{MAX} = $1/t_{CYC}$	4-ns cycle, 250 MHz		120	mA
			5-ns cycle, 200 MHz		110	mA
			6-ns cycle, 167 MHz		100	mA
			7.5-ns cycle, 133 MHz		90	mA
I_{SB2}	Automatic CE Power-down Current—CMOS Inputs	V_{DD} = Max., Device Deselected, V_{IN} ≤ 0.3V or V_{IN} ≥ V_{DDQ} – 0.3V, f = 0	All speeds		40	mA
I_{SB3}	Automatic CE Power-down Current—CMOS Inputs	V_{DD} = Max., Device Deselected, or V_{IN} ≤ 0.3V or V_{IN} ≥ V_{DDQ} – 0.3V, f = f_{MAX} = $1/t_{CYC}$	4-ns cycle, 250 MHz		105	mA
			5-ns cycle, 200 MHz		95	mA
			6-ns cycle, 167 MHz		85	mA
			7.5-ns cycle, 133 MHz		75	mA

Notes:

7. Overshoot: $V_{IH}(AC) < V_{DD} + 1.5V$ (Pulse width less than $t_{CYC}/2$), undershoot: $V_{IL}(AC) > -2V$ (Pulse width less than $t_{CYC}/2$).
8. $T_{Power\text{-}up}$: Assumes a linear ramp from 0V to V_{DD}(min.) within 200 ms. During this time $V_{IH} < V_{DD}$ and $V_{DDQ} \le V_{DD}$.

Electrical Characteristics Over the Operating Range[7, 8] (continued)

Parameter	Description	Test Conditions		Min.	Max.	Unit
I_{SB4}	Automatic CE Power-down Current—TTL Inputs	V_{DD} = Max., Device Deselected, $V_{IN} \geq V_{IH}$ or $V_{IN} \leq V_{IL}$, f = 0	All speeds		45	mA

Capacitance[9]

Parameter	Description	Test Conditions	100 TQFP Max.	Unit
C_{IN}	Input Capacitance	T_A = 25°C, f = 1 MHz, V_{DD} = 3.3V V_{DDQ} = 3.3V	5	pF
C_{CLK}	Clock Input Capacitance		5	pF
$C_{I/O}$	Input/Output Capacitance		5	pF

Thermal Characteristics[9]

Parameter	Description	Test Conditions	100 TQFP Package	Unit
Θ_{JA}	Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, per EIA/JESD51.	30.32	°C/W
Θ_{JC}	Thermal Resistance (Junction to case)		6.85	°C/W

AC Test Loads and Waveforms

3.3V I/O Test Load



2.5V I/O Test Load



Note:
9. Tested initially and after any design or process change that may affect these parameters.

Switching Characteristics Over the Operating Range [10, 11, 12, 13, 14, 15]

Parameter	Description	–250		–200		–167		–133		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t_{POWER}	V_{DD}(Typical) to the First Access[12]	1.0		1.0		1.0		1.0		ms
Clock										
t_{CYC}	Clock Cycle Time	4.0		5.0		6.0		7.5		ns
t_{CH}	Clock HIGH	1.7		2.0		2.5		3.0		ns
t_{CL}	Clock LOW	1.7		2.0		2.5		3.0		ns
Output Times										
t_{CO}	Data Output Valid after CLK Rise		2.6		2.8		3.5		4.0	ns
t_{DOH}	Data Output Hold after CLK Rise	1.0		1.0		1.5		1.5		ns
t_{CLZ}	Clock to Low-Z[13, 14, 15]	0		0		0		0		ns
t_{CHZ}	Clock to High-Z[13, 14, 15]		2.6		2.8		3.5		4.0	ns
t_{OEV}	$\overline{OE}$ LOW to Output Valid		2.6		2.8		3.5		4.0	ns
t_{OELZ}	$\overline{OE}$ LOW to Output Low-Z[13, 14, 15]	0		0		0		0		ns
t_{OEHZ}	$\overline{OE}$ HIGH to Output High-Z[13, 14, 15]		2.6		2.8		3.5		4.0	ns
Set-up Times										
t_{AS}	Address Set-up before CLK Rise	1.2		1.2		1.5		1.5		ns
t_{ADS}	$\overline{ADSC}$, $\overline{ADSP}$ Set-up before CLK Rise	1.2		1.2		1.5		1.5		ns
t_{ADVS}	$\overline{ADV}$ Set-up Before CLK Rise	1.2		1.2		1.5		1.5		ns
t_{WES}	$\overline{GW}$, $\overline{BWE}$, $\overline{BW_X}$ Set-up before CLK Rise	1.2		1.2		1.5		1.5		ns
t_{DS}	Data Input Set-up before CLK Rise	1.2		1.2		1.5		1.5		ns
t_{CES}	Chip Enable Set-up before CLK Rise	1.2		1.2		1.5		1.5		ns
Hold Times										
t_{AH}	Address Hold after CLK Rise	0.3		0.5		0.5		0.5		ns
t_{ADH}	$\overline{ADSP}$, $\overline{ADSC}$ Hold after CLK Rise	0.3		0.5		0.5		0.5		ns
t_{ADVH}	$\overline{ADV}$ Hold after CLK Rise	0.3		0.5		0.5		0.5		ns
t_{WEH}	$\overline{GW}$, $\overline{BWE}$, $\overline{BW_X}$ Hold after CLK Rise	0.3		0.5		0.5		0.5		ns
t_{DH}	Data Input Hold after CLK Rise	0.3		0.5		0.5		0.5		ns
t_{CEH}	Chip Enable Hold after CLK Rise	0.3		0.5		0.5		0.5		ns

Notes:
10. Timing reference level is 1.5V when V_{DDQ} = 3.3V and is 1.25V when V_{DDQ} = 2.5V.
11. Test conditions shown in (a) of AC Test Loads unless otherwise noted.
12. This part has a voltage regulator internally; t_{POWER} is the time that the power needs to be supplied above V_{DD} minimum initially before a read or write operation can be initiated.
13. t_{CHZ}, t_{CLZ},t_{OELZ}, and t_{OEHZ} are specified with AC test conditions shown in part (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.
14. At any given voltage and temperature, t_{OEHZ} is less than t_{OELZ} and t_{CHZ} is less than t_{CLZ} to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High-Z prior to Low-Z under the same system conditions.
15. This parameter is sampled and not 100% tested.

Switching Waveforms

Read Timing[16]



Note:
16. On this diagram, when $\overline{CE}$ is LOW: $\overline{CE}_1$ is LOW, CE_2 is HIGH and $\overline{CE}_3$ is LOW. When $\overline{CE}$ is HIGH: $\overline{CE}_1$ is HIGH or CE_2 is LOW or $\overline{CE}_3$ is HIGH.

Switching Waveforms (continued)

Write Timing[16, 17]



Note:
17. Full width write can be initiated by either $\overline{GW}$ LOW; or by $\overline{GW}$ HIGH, $\overline{BWE}$ LOW and $\overline{BW}_{[A:B]}$ LOW.

Switching Waveforms (continued)

Read/Write Timing[16, 18, 19]



Notes:
18. The data bus (Q) remains in high-Z following a WRITE cycle, unless a new read access is initiated by $\overline{\text{ADSP}}$ or $\overline{\text{ADSC}}$.
19. $\overline{\text{GW}}$ is HIGH.

Switching Waveforms (continued)

ZZ Mode Timing[20, 21]



Notes:
20. Device must be deselected when entering ZZ mode. See truth table for all possible signal conditions to deselect the device.
21. DQs are in high-Z when exiting ZZ sleep mode.

Ordering Information

Not all of the speed, package and temperature ranges are available. Please contact your local sales representative or visit www.cypress.com for actual products offered.

Speed (MHz)	Ordering Code	Package Diagram	Package Type	Operating Range
133	CY7C1328G-133AXC	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free	Commercial
	CY7C1328G-133AXI			Industrial
166	CY7C1328G-166AXC	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free	Commercial
	CY7C1328G-166AXI			Industrial
200	CY7C1328G-200AXC	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free	Commercial
	CY7C1328G-200AXI			Industrial
250	CY7C1328G-250AXC	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free	Commercial
	CY7C1328G-250AXI			Industrial

Package Diagram

100-Pin TQFP (14 x 20 x 1.4 mm) (51-85050)



Document History Page

Document Title: CY7C1328G 4-Mbit (256K x 18) Pipelined DCD Sync SRAM Document Number: 38-05523				
REV.	**ECN NO.**	**Issue Date**	**Orig. of Change**	**Description of Change**
**	224371	See ECN	RKF	New data sheet
*A	288909	See ECN	VBL	Changed TQFP to PB-Free TQFP in Ordering Information section
*B	333625	See ECN	SYT	Removed 133-MHz Speed Grade Changed 166-MHz to 167-MHz Speed bin Changed the test condition from V_{DD} = Min. to V_{DD} = Max. for V_{OL} in the Electrical Characteristics table Replaced TBDs for Θ_{JA} and Θ_{JC} to their respective values on the Thermal Resistance table
*C	419264	See ECN	RXU	Converted from Preliminary to Final Changed address of Cypress Semiconductor Corporation on Page# 1 from “3901 North First Street” to “198 Champion Court” Modified test condition from $V_{IH} \leq V_{DD}$ to $V_{IH} < V_{DD}$ Modified “Input Load” to “Input Leakage Current except ZZ and MODE” in the Electrical Characteristics Table Replaced Package Name column with Package Diagram in the Ordering Information table Replaced Package Diagram of 51-85050 from *A to *B Updated the Ordering Information
*D	430373	See ECN	NXR	Include 133-MHz Speed Grade Updated the ordering information
*E	480368	See ECN	VKN	Added the Maximum Rating for Supply Voltage on V_{DDQ} Relative to GND. Updated the Ordering Information table.