

15. ELECTRICAL SPECIFICATIONS

Available Electrical Specifications

		μPD70236A-10	μPD70236A-12	μPD70236A-16	μPD70236A-20
V _{DD} = 5 V ±10%	T _A = -40 to +85 °C	√ (10 MHz)	√ (12.5 MHz)	√ (16 MHz)	√ (20 MHz)
	T _A = -10 to +70 °C	—	—	√ (16 MHz)	√ (20 MHz)
V _{DD} = 3.6 to 4.5 V	T _A = -40 to +85 °C	—	—	√ (12.5 MHz)	√ (16 MHz)
V _{DD} = 2.7 to 3.6 V	T _A = -40 to +85 °C	—	—	√ (8 MHz)	√ (10 MHz)

- Remarks 1. √ : Electrical specification available — : No electrical specification
 2. Figures in parentheses show the maximum operating frequency f_x.

15.1 SPECIFICATIONS WHEN V_{DD} = 5 V ± 10%

Absolute Maximum Ratings (T_A = 25 °C)

PARAMETER	SYMBOL	TEST CONDITIONS	RATING	UNIT
Supply voltage	V _{DD}		-0.5 to +7.0	V
Input voltage	V _I	Except X1, V _{DD} = 5 V ±10%	-0.5 to V _{DD} +0.3	V
Clock input voltage	V _K	X1, V _{DD} = 5 V ±10%	-0.5 to V _{DD} +1.0	V
Output short current	I _{OS}		50	mA
Output voltage	V _O	V _{DD} = 5 V ±10%	-0.5 to V _{DD} +0.3	V
Operating ambient temperature	T _A		-40 to +85	°C
Storage temperature	T _{stg}		-65 to +150	°C

- Cautions 1. Do not connect output pin (or I/O pin) of IC product directly to other output pins, V_{DD}, V_{CC} or GND. Open drain output pins or open collector output pins, however, can be connected each other. Output pins having high impedance capability can be also connected each other in an external circuit designed the timing to prevent output conflict.
 2. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The parameters apply independently. The device should be operated within the limits specified under DC and AC Characteristics.

DC Characteristics (μPD70236A-10/-12/-16/-20 : T_A = -40 to +85 °C, V_{DD} = 5 V ± 10 %)
 (μPD70236A-16/-20 : T_A = -10 to +70 °C, V_{DD} = 5 V ± 10 %)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input voltage, high	V _{IH}	Except $\overline{\text{RESET}}$	2.2		V _{DD} +0.3	V
		$\overline{\text{RESET}}$	0.8 V _{DD}		V _{DD} +0.3	V
Input voltage, low	V _{IL}	Except $\overline{\text{RESET}}$	-0.5		+0.8	V
		$\overline{\text{RESET}}$	-0.5		0.2 V _{DD}	V
Clock input voltage, high	V _{KH}	X2, X1	0.8 V _{DD}		V _{DD} +0.5	V
Clock input voltage, low	V _{KL}	X2, X1	-0.5		+0.6	V
Output voltage, high	V _{OH}	I _{OH} = -2.5 mA	0.7 V _{DD}			V
		I _{OH} = -100 μA	V _{DD} -0.4			V
Output voltage, low	V _{OL}	Except $\overline{\text{TC}}$, I _{OL} = 2.5 mA			0.45	V
		$\overline{\text{TC}}$, I _{OL} = 5.0 mA			0.45	V
Input leak current, high	I _{IUH}	V _I = V _{DD}			10	μA
Input leak current, low	I _{IL}	V _I = 0 V			-10	μA
Output leak current, high	I _{LOH}	V _O = V _{DD}			10	μA
Output leak current, low	I _{LOL}	V _O = 0 V			-10	μA
High-level latch leakage current	I _{LH}	V _I = 3.0 V	-20		-200	μA
Low-level latch leakage current	I _{LL}	V _I = 0.8 V	20		200	μA
Latch inversion current (L → H)	I _{LH}				200	μA
Latch inversion current (H → L)	I _{LL}				-200	μA
Supply current ^(*)	I _{DD}	In operation (f _x = 2 to 20 [MHz])		3.9f _x + 3	6f _x + 5	mA
		HALT (f _x =2 to 20 MHz)		0.025f _x +0.5	0.35f _x +3	mA
		STOP		5.0	200	μA

Note Setting condition : The CPU clock is used for the TCLK0 to TCLK2 with refreshing enabled.
 The units of the constants 3.9, 6, 0.025 and 0.35 are mA/MHz.

Remark The TYP. values are the reference values when T_A = 25 °C and V_{DD} = 5.0 V.

Capacitance (T_A = 25 °C, V_{DD} = 0 V)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input capacitance	C _I	f _c = 1 MHz Unmeasured pins returned to 0 V.			15	pF
Input output capacitance	C _{IO}				15	pF
Output capacitance	C _O				15	pF

Recommended Oscillator Circuit

(a) **Ceramic resonator connection** ($T_A = -40$ to $+85$ °C, $V_{DD} = 5\text{ V} \pm 10\%$)

Fig. 1





Fig. 2




MANUFACTURER	OSCILLATOR FREQUENCY f_{xx} [MHz]	PRODUCT NAME	RECOMMENDED CONSTANT			CIRCUIT DIAGRAM
			C1 [pF]	C2 [pF]	Rd [Ω]	
Murata Mfg. Co., Ltd.	40	CSA40.00MXZ040	—	5	33	Fig.1
	32	CSA32.00MXZ040	—	5	33	
	25	CSA25.00MXZ040	—	5	33	
	20	CSA20.00MXZ040	7	15	33	Fig. 2

- Cautions**
1. The oscillation circuit should be located as close as possible to the X1 and X2 pins.
 2. No other signal lines should cross the shaded area.
 3. Sufficient evaluation is required for matching between the μPD70236A and the resonator.

(b) **Crystal resonator connection** ($T_A = -40$ to $+85$ °C, $V_{DD} = 5\text{ V} \pm 10\%$)


(i) **Recommended conditions of oscillation with basic wave**



MANUFACTURER	OSCILLATOR FREQUENCY f_{xx} [MHz]	PRODUCT NAME	RECOMMENDED CONSTANT	
			C1 [pF]	C2 [pF]
Kinseki, Ltd.	20	HC-49/U	10	10

- Cautions**
1. The oscillation circuit should be located as close as possible to the X1 and X2 pins.
 2. No other signal lines should cross the shaded area.
 3. Sufficient evaluation is required for matching between the μPD70236A and the resonator.



(II) Recommended conditions with third overtone



MANUFACTURER	OSCILLATOR FREQUENCY f _{ox} [MHz]	PRODUCT NAME	RECOMMENDED CONSTANT			
			C1 [pF]	C2 [pF]	C3 [pF]	L [μH]
Kinseki, Ltd.	40	HC-49/U	5	1000	5	3.3
	32		5	1000	5	5.6
	25		5	1000	10	4.7

- Cautions**
1. The oscillation circuit should be located as close as possible to the X1 and X2 pins.
 2. No other signal lines should cross the shaded area.
 3. Sufficient evaluation is required for matching between the μPD70236A and the resonator.

(c) External clock input



- Cautions**
1. The high-speed CMOS inverter should be located as close as possible to the X1 and X2 pins.
 2. Ensure that matching between the μPD70236A and the high-speed CMOS inverter is fully evaluated.

AC Characteristics (V_{DD} = 5 V ± 10 %, Output pin load capacitance : C_L = 100 pF)

(1) μPD70236A-10 (V_{DD} = 5 V ± 10 %)

(1/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	T _A = -40 to +85 °C		UNIT
				MIN.	MAX.	
External clock input cycle	① t _{cyx}	15-1		50	250	ns
External clock input high-level width	② t _{xKH}	15-1		15		ns
External clock input low-level width	③ t _{xKL}	15-1		15		ns
External clock input rise time	④ t _{xKR}	15-1			10	ns
External clock input fall time	⑤ t _{xKF}	15-1			10	ns
CPU operating frequency	- f _x	-		2	10	MHz
CLKOUT output frequency	⑥ t _{cyk}	15-1		100	500	ns
CLKOUT high-level width	⑦ t _{xKH}	15-1		0.5t _{cyk} -12		ns
CLKOUT low-level width	⑧ t _{xKL}	15-1		0.5t _{cyk} -12		ns
CLKOUT rise time	⑨ t _{KR}	15-1	1.0 V → 3.5 V		12	ns
CLKOUT fall time	⑩ t _{KF}	15-1	3.5 V → 1.0 V		12	ns
CLKOUT delay time (from external clock)	⑪ t _{DXK}	15-1		4	30	ns
PCLKOUT output frequency	⑫ t _{cyPK}	15-1		4t _{cyx}	1000	ns
PCLKOUT high-level width	⑬ t _{PKH}	15-1		2t _{cyx} -12		ns
PCLKOUT low-level width	⑭ t _{PKL}	15-1		2t _{cyx} -12		ns
PCLKOUT output rise time	⑮ t _{PKR}	15-1	1.0 V → 3.5 V		12	ns
PCLKOUT output fall time	⑯ t _{PKF}	15-1	3.5 V → 1.0 V		12	ns
Input rise time ^{Note 1}	⑰ t _{IR}		0.8 V → 2.2 V		15	ns
Input fall time ^{Note 1}	⑱ t _{IF}		2.2 V → 0.8 V		10	ns
Output rise time ^{Note 2}	⑲ t _{OR}		0.8 V → 2.2 V		15	ns
Output fall time ^{Note 2}	⑳ t _{OF}		2.2 V → 0.8 V		10	ns
RESET setup time (to CLKOUT↓)	㉑ t _{SRSTK}	15-2		30		ns
RESET hold time (from CLKOUT↓)	㉒ t _{HKRST}	15-2		15		ns
RESOUT output delay time (from CLKOUT↓)	㉓ t _{DKRO}	15-2		0	40	ns
RESET low-level width	㉔ t _{WRSTL}	15-2		6t _{cyx}		ns
READY setup time (to CLKOUT↑)	㉕ t _{SRYK}	15-3, etc.		10		ns
READY hold time (from CLKOUT↑)	㉖ t _{HKRY}	15-3, etc.		20		ns
BCYST high-level width	㉗ t _{CBCH}	15-5, etc.		t _{cyx} (n+1)-10 ^{Note 3}		ns
BCYST low-level width	㉘ t _{CBCL}	15-5, etc.		t _{cyx} -10		ns
BCYST delay time from CLKOUT↓	㉙ t _{DKBC}	15-5, etc.		3	35	ns
MRD delay time from CLKOUT	㉚ t _{DKMR}	15-5, etc.		0	40	ns

Notes 1. Except external clock and RESET

2. Except CLKOUT and PCLKOUT

3. n indicates the number of wait clock cycles inserted in the bus cycle. In a co-processor cycle, 1 (=TC cycle) must be added to n.

Remark The number in the symbol column correspond to the numbers in the timing charts.

μPD70236A-10 (V_{DD} = 5 V ± 10 %)

(2/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	T _A = -40 to +85 °C		UNIT
				MIN.	MAX.	
$\overline{MRD}\downarrow, \overline{IORD}\downarrow$ delay time from address/status output	③① tDARL	15-5, etc.		0.5tcyk-15		ns
Data hold time (from $\overline{MRD}\uparrow$, from $\overline{IORD}\uparrow$)	③② tHRD	15-5, etc.		0		ns
Address delay time from CLKOUT \downarrow ^{Note 1}	③③ tDKA	15-5, etc.		2	35	ns
Data hold time (from $R/\overline{W}\downarrow$)	③④ tHRWD	15-5		0		ns
Status delay time from CLKOUT \downarrow	③⑤ tDKST	15-5, etc.		3	35	ns
$\overline{DSTB}\downarrow$ output delay time from CLKOUT \uparrow	③⑥ tDKDS	15-5, etc.		5	40	ns
$\overline{DSTB}\uparrow$ output delay time from CLKOUT	③⑦ tDKDSH	15-5, etc.		3	40	ns
$\overline{DSTB}\downarrow$ delay time from address/status output	③⑧ tDADSL	15-5, etc.		0.5tcyk-15		ns
\overline{DSTB} high-level width	③⑨ tDSDSH	15-5, etc.		0.5tcyk-10		ns
\overline{DSTB} low-level width	④① tDSDSL	15-6, etc.		tcyk(n+1)-10 ^{Note 4}		ns
Data hold time (from $\overline{DSTB}\uparrow$)	④② tHDS	15-5, etc.		0		ns
Data hold time (from address/status change point)	④③ tHASD	15-5		0		ns
Control 1 ^{Note 2} delay time from CLKOUT	④④ tDKCT1	15-21		0	40	ns
Control 2 ^{Note 3} delay time from CLKOUT	④⑤ tDKCT2	15-5, etc.		0	40	ns
Data setup time (to CLKOUT \downarrow)	④⑥ tSK	15-5, etc.		10		ns
Data hold time (from CLKOUT \downarrow)	④⑦ tHKD	15-5, etc.		10		ns
Output floating time from $\overline{DSTB}\downarrow$	④⑧ tDZ	15-5, etc.			0	ns
Address/status hold time from $\overline{MWR}\uparrow$	④⑨ tHMWA	15-6		0.5tcyk-15		ns
\overline{MWR} delay time from CLKOUT	④⑩ tDKMW	15-6, etc.		0	40	ns
$\overline{MWR}\downarrow, \overline{IOWR}\downarrow$ delay time from address/status output	⑤① tDAWL	15-6, etc.		0.5tcyk-15		ns
$\overline{MWR}, \overline{IOWR}$ low-level width	⑤② tMWL	15-6, etc.		tcyk(n+1)-10 ^{Note 4}		ns
Address/status hold time from $\overline{DSTB}\uparrow$	⑤③ tHDSA	15-6, etc.		0.5tcyk-15		ns
Data output delay time from $\overline{DSTB}\uparrow$	⑤④ tDSDH	15-6, etc.		0.5tcyk-15		ns
Data delay time from address/status output	⑤⑤ tDAD	15-6, etc.		0.5tcyk-15		ns
Output setting time from $\overline{DSTB}\uparrow$	⑤⑥ tDLZ	15-6, etc.		0.5tcyk-15		ns

- ★ **Notes**
- These specifications apply to the following delay times from the falling edge of the CLKOUT signal.
 - Address delay time
 - BUSLOCK delay time
 - Delay time of signals below immediately after release of bus hold:
A23-A0, D15-D0, M/ \overline{IO} , BUSST1, BUSST0, \overline{UBE} , \overline{BCYST} , \overline{DSTB} .
 - Control 1 applies to the \overline{MWR} and \overline{IOWR} signals in a DMA cycle.
 - Control 2 applies to the \overline{BUFEN} , \overline{INTAK} and \overline{REFRQ} setups.
 - n indicates the number of wait clock cycles inserted in the bus cycle. In a co-processor cycle, 1 (=TC cycle) must be added to n.

- Remarks**
- The number in the symbol column correspond to the numbers in the timing charts.
 - Regarding the five specifications ③② tHRD, ③④ tHRWD, ④② tHDS, ④③ tHASD, and ④⑦ tHKD, at least one should be observed.

μPD70236A-10 (V_{DD} = 5 V ± 10 %)

(3/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	T _A = -40 to +85 °C		UNIT
				MIN.	MAX.	
Data output delay time from CLKOUT↑	⑤⑥ tDKD	15-6, etc.		3	40	ns
Float delay time from CLKOUT	⑤⑦ tFK	15-6, etc.		0	35	ns
IORD delay time from CLKOUT	⑤⑧ tDKIR	15-7		0	40	ns
IOWR delay time from CLKOUT	⑤⑨ tDKIW	15-8		0	40	ns
NMI, INTP _n (n = 0 to 7), CPBUSY setup time (to CLKOUT↓)	⑥⑩ tSIK	15-11		10		ns
NMI, INTP _n (n = 0 to 7), CPBUSY hold time (from CLKOUT↓)	⑥⑪ tHKI	15-11		10		ns
BS8/BS16 setup time (to CLKOUT↑)	⑥⑫ tSBSK	15-13		10		ns
BS8/BS16 hold time (from CLKOUT↑)	⑥⑬ tHBS	15-13		10		ns
HLDRQ setup time (to CLKOUT↑)	⑥⑭ tSHQK	15-14		10		ns
HLDRQ hold time (from CLKOUT↑)	⑥⑮ tHKHQ	15-14		15		ns
HLDK delay time from CLKOUT↑	⑥⑯ tDKHA	15-14		3	40	ns
HLDK delay time from output float	⑥⑰ tDFHA	15-14		0.5tcyk-15		ns
INTP _n (n = 0 to 7) low-level width	⑥⑱ tIPL	15-17		80		ns
TCTL _n (n = 0 to 2) setup time (to CLKOUT↓)	⑥⑲ tSCK	15-18		40		ns
TCTL _n (n = 0 to 2) hold time (from CLKOUT↓)	⑦⑰ tHCK	15-18		80		ns
TCTL _n (n = 0 to 2) high-level width	⑦⑱ tGH	15-18, etc.		40		ns
TCTL _n (n = 0 to 2) low-level width	⑦⑲ tGL	15-18, etc.		40		ns
TOUT _n (n = 0 to 2) output delay time (from TCTL _n (n = 0 to 2)↓)	⑦⑳ tGTO	15-18, etc.			90	ns
TOUT _n (n = 0 to 2) output delay time (from CLKOUT↓)	⑦㉑ tDKTO	15-18			50	ns
TCLK cycle	⑦㉒ tCYK	15-19		100	DC	ns
TCLK high-level width	⑦㉓ tTKH	15-19		30		ns
TCLK low-level width	⑦㉔ tTKL	15-19		45		ns
TCLK rise time	⑦㉕ tTKR	15-19			15	ns
TCLK fall time	⑦㉖ tTKF	15-19			15	ns
TCTL _n (n = 0 to 2) hold time (from TCLK↑)	⑧⑰ tHTKG	15-19		40		ns
TCTL _n (n = 0 to 2) setup time (to TCLK↑)	⑧⑱ tSCK	15-19		40		ns
TOUT _n (n = 0 to 2) output delay time (from TCLK↓)	⑧㉑ tDKTO	15-19			100	ns
RxD setup time (to SCU internal clock↓)	⑧㉒ tSRX	15-20		500		ns
RxD hold time (from SCU internal clock↓)	⑧㉓ tHRX	15-20		500		ns
TxD delay time from TOUT1↑	⑧㉔ tDTX	15-20			200	ns
DMAAK _n (n = 0 to 3) delay time from CLKOUT↑	⑧⑵ tDKHDA	15-21		0	45	ns
MRD, IORD↓ delay time from CLKOUT↓	⑧⑶ tDKRL	15-21		0	45	ns
MRD, IORD↑ delay time from CLKOUT↓	⑧⑷ tDKRH	15-21		0	45	ns
DMAAK _n (n = 0 to 3)↑ delay time (from IORD↑)	⑧⑸ tDRHDAH	15-21		0.5tcyk-15		ns
IORD↓, IOWR↓ delay time (from DMAAK _n (n = 0 to 3)↓)	⑧⑹ tDDARW	15-21		0.5tcyk-15		ns

Remark The number in the symbol column correspond to the numbers in the timing charts.

μPD70236A-10 (V_{DD} = 5 V ± 10 %)

(4/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	T _A = -40 to +85 °C		UNIT
				MIN.	MAX.	
$\overline{\text{IORD}}\uparrow$ delay time (from $\overline{\text{MWR}}\uparrow$) $\overline{\text{MRD}}\uparrow$ delay time (from $\overline{\text{IOWR}}\uparrow$)	⑨① t _{DWHRH}	15-21		0		ns
$\overline{\text{IORD}}$, $\overline{\text{MRD}}$ low-level width	⑨② t _{TRR}	15-21		t _{cyk} (n+2)-40 ^{Note 1}		ns
$\overline{\text{IOWR}}$, $\overline{\text{MWR}}$ low-level width (extended write)	⑨③ t _{WW1}	15-21	Extended write	t _{cyk} (n+2)-40 ^{Note 1}		ns
$\overline{\text{IOWR}}$, $\overline{\text{MWR}}$ low-level width (normal write)	⑨④ t _{WW2}	15-21	Normal write	t _{cyk} (n+1)-40 ^{Note 1}		ns
$\overline{\text{TC}}$ output delay time (from CLKOUT \uparrow)	⑨⑤ t _{DKTCL}	15-22		0	40	ns
$\overline{\text{TC}}$ OFF output delay time (from CLKOUT \uparrow)	⑨⑥ t _{DKTCF}	15-22		0	40	ns
$\overline{\text{TC}}$ pull-up delay time (from CLKOUT \uparrow) ^{Note 2}	⑨⑦ t _{DKTCH}	15-22	R _{Tc} = 2.2 kΩ	0	2t _{cyk} -20	ns
$\overline{\text{TC}}$ low-level width	⑨⑧ t _{TCTCL}	15-22		t _{cyk} (n+1)-15 ^{Note 1}		ns
$\overline{\text{END}}$ setup time (to CLKOUT \uparrow)	⑨⑨ t _{SEDK}	15-22		20		ns
$\overline{\text{END}}$ low-level width	⑩⑩ t _{EDEDL}	15-22		100		ns
$\overline{\text{DMARQ}}_n$ (n = 0 to 3) setup time (to CLKOUT \uparrow)	⑩① t _{SDOK}	15-22, etc.		20		ns
$\overline{\text{DMAAK}}_n$ (n = 0 to 3) delay time from CLKOUT \downarrow	⑩② t _{DKLDA}	15-23		0	40	ns
$\overline{\text{MRD}}$ high-level width	⑩③ t _{MRMRH}	15-5		0.5t _{cyk} -10		ns
Data set time from $\overline{\text{MRD}}\uparrow$	⑩④ t _{DMRHLZ}	15-6, etc.		0.5t _{cyk} -15		ns
Data output delay time from $\overline{\text{MRD}}\uparrow$	⑩⑤ t _{DMRHD}	15-6, etc.		0.5t _{cyk} -15		ns
Cascade address delay time from CLKOUT	⑩⑥ t _{DKCA}	15-15, etc.		2	35	ns
$\overline{\text{INTAK}}$ high-level width	⑩⑦ t _{IAIAH}	15-16		2.5t _{cyk} -10		ns
PCLKOUT delay time from CLKOUT	⑩⑧ t _{DKPK}	15-1	CLKC = 00		±5	ns
$\overline{\text{IOWR}}$, $\overline{\text{MWR}}\downarrow$ delay time from $\overline{\text{MRD}}$, $\overline{\text{IORD}}\downarrow$	⑩⑧ t _{DRLWL}	15-21	Normal write	t _{cyk} -15		ns

- Notes**
1. n indicates the number of wait clock cycles inserted in the bus cycle.
 2. It is assumed that the $\overline{\text{TC}}$ pin is connected with the pull-up resistor R_{Tc}.

Remark The number in the symbol column correspond to the numbers in the timing charts.

(2) μPD70236A-12 (V_{DD} = 5 V ± 10 %)

(1/4)

PARAMETER	SYMBOL		FIG.No.	TEST CONDITIONS	T _A = -40 to +85 °C		UNIT
					MIN.	MAX.	
External clock input cycle	①	t _{cyx}	15-1		40	250	ns
External clock input high-level width	②	t _{bKH}	15-1		13		ns
External clock input low-level width	③	t _{bKL}	15-1		13		ns
External clock input rise time	④	t _{bKR}	15-1			7	ns
External clock input fall time	⑤	t _{bKF}	15-1			7	ns
CPU operating frequency	-	f _x	-		2	12.5	MHz
CLKOUT output frequency	⑥	t _{cyk}	15-1		80	500	ns
CLKOUT high-level width	⑦	t _{bKH}	15-1		0.5t _{cyk} -10		ns
CLKOUT low-level width	⑧	t _{bKL}	15-1		0.5t _{cyk} -10		ns
CLKOUT rise time	⑨	t _{bKR}	15-1	1.0 V → 3.5 V		10	ns
CLKOUT fall time	⑩	t _{bKF}	15-1	3.5 V → 1.0 V		10	ns
CLKOUT delay time (from external clock)	⑪	t _{bKX}	15-1		4	30	ns
PCLKOUT output frequency	⑫	t _{cyPK}	15-1		4t _{cyx}	1000	ns
PCLKOUT high-level width	⑬	t _{bPKH}	15-1		2t _{cyx} -10		ns
PCLKOUT low-level width	⑭	t _{bPKL}	15-1		2t _{cyx} -10		ns
PCLKOUT output rise time	⑮	t _{bPKR}	15-1	1.0 V → 3.5 V		10	ns
PCLKOUT output fall time	⑯	t _{bPKF}	15-1	3.5 V → 1.0 V		10	ns
Input rise time ^{Note 1}	⑰	t _{IR}		0.8 V → 2.2 V		15	ns
Input fall time ^{Note 1}	⑱	t _{IF}		2.2 V → 0.8 V		10	ns
Output rise time ^{Note 2}	⑲	t _{OR}		0.8 V → 2.2 V		15	ns
Output fall time ^{Note 2}	⑳	t _{OF}		2.2 V → 0.8 V		10	ns
RESET setup time (to CLKOUT↓)	㉑	t _{SRSTK}	15-2		30		ns
RESET hold time (from CLKOUT↓)	㉒	t _{HKRST}	15-2		15		ns
RESOUT output delay time (from CLKOUT↓)	㉓	t _{DKRO}	15-2		0	40	ns
RESET low-level width	㉔	t _{WRSTL}	15-2		6t _{cyk}		ns
READY setup time (to CLKOUT↑)	㉕	t _{SRYK}	15-3, etc.		7		ns
READY hold time (from CLKOUT↑)	㉖	t _{HKRY}	15-3, etc.		15		ns
BCYST high-level width	㉗	t _{BCBCH}	15-5, etc.		t _{cyk} (n+1)-10 ^{Note 3}		ns
BCYST low-level width	㉘	t _{BCBCL}	15-5, etc.		t _{cyk} -10		ns
BCYST delay time from CLKOUT↓	㉙	t _{DKBC}	15-5, etc.		3	30	ns
MRD delay time from CLKOUT	㉚	t _{DKMR}	15-5, etc.		0	35	ns

- Notes**
1. Except external clock and RESET
 2. Except CLKOUT and PCLKOUT
 3. n indicates the number of wait clock cycles inserted in the bus cycle. In a co-processor cycle, 1 (=TC cycle) must be added to n.

Remark The number in the symbol column correspond to the numbers in the timing charts.

μPD70236A-12 (V_{DD} = 5 V ± 10 %)

(2/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	T _A = -40 to +85 °C		UNIT
				MIN.	MAX.	
$\overline{MRD}\downarrow, \overline{IORD}\downarrow$ delay time from address/status output	③① tDARL	15-5, etc.		0.5tcyk-15		ns
Data hold time (from $\overline{MRD}\uparrow$, from $\overline{IORD}\uparrow$)	③② tHRD	15-5, etc.		0		ns
Address delay time from CLKOUT \downarrow Note 1	③③ tDKA	15-5, etc.		2	30	ns
Data hold time (from R $\overline{W}\downarrow$)	③④ tHRWD	15-5		0		ns
Status delay time from CLKOUT \downarrow	③⑤ tDKST	15-5, etc.		3	30	ns
$\overline{DSTB}\downarrow$ output delay time from CLKOUT \uparrow	③⑥ tDKDS	15-5, etc.		5	35	ns
$\overline{DSTB}\uparrow$ output delay time from CLKOUT	③⑦ tDKDSH	15-5, etc.		3	35	ns
$\overline{DSTB}\downarrow$ delay time from address/status output	③⑧ tDADSL	15-5, etc.		0.5tcyk-15		ns
\overline{DSTB} high-level width	③⑨ tDSDSH	15-5, etc.		0.5tcyk-10		ns
\overline{DSTB} low-level width	④① tDSDSL	15-6, etc.		tcyk(n+1)-10Note 4		ns
Data hold time (from $\overline{DSTB}\uparrow$)	④② tHDSD	15-5, etc.		0		ns
Data hold time (from address/status change point)	④③ tHASD	15-5		0		ns
Control 1Note 2 delay time from CLKOUT	④④ tDKCT1	15-21		0	35	ns
Control 2Note 3 delay time from CLKOUT	④⑤ tDKCT2	15-5, etc.		0	35	ns
Data setup time (to CLKOUT \downarrow)	④⑥ tSDK	15-5, etc.		7		ns
Data hold time (from CLKOUT \downarrow)	④⑦ tHKD	15-5, etc.		7		ns
Output floating time from $\overline{DSTB}\downarrow$	④⑧ tDHz	15-5, etc.			0	ns
Address/status hold time from $\overline{MWR}\uparrow$	④⑨ tHMWHA	15-6		0.5tcyk-15		ns
\overline{MWR} delay time from CLKOUT	④⑩ tDKMW	15-6, etc.		0	35	ns
$\overline{MWR}\downarrow, \overline{IOWR}\downarrow$ delay time from address/status output	⑤① tDAWL	15-6, etc.		0.5tcyk-15		ns
$\overline{MWR}, \overline{IOWR}$ low-level width	⑤② tWWL	15-6, etc.		tcyk(n+1)-10Note 4		ns
Address/status hold time from $\overline{DSTB}\uparrow$	⑤③ tHDSHA	15-6, etc.		0.5tcyk-15		ns
Data output delay time from $\overline{DSTB}\uparrow$	⑤④ tDDSHD	15-6, etc.		0.5tcyk-15		ns
Data delay time from address/status output	⑤⑤ tDAD	15-6, etc.		0.5tcyk-15		ns
Output setting time from $\overline{DSTB}\uparrow$	⑤⑥ tDLZ	15-6, etc.		0.5tcyk-15		ns

- * **Notes**
- These specifications apply to the following delay times from the falling edge of the CLKOUT signal.
 - Address delay time
 - BUSLOCK delay time
 - Delay time of signals below immediately after release of bus hold:
A23-A0, D15-D0, M/I \overline{O} , BUSST1, BUSST0, \overline{UBE} , \overline{BCYST} , \overline{DSTB} .
 - Control 1 applies to the \overline{MWR} and \overline{IOWR} signals in a DMA cycle.
 - Control 2 applies to the \overline{BUFEN} , \overline{INTAK} and \overline{REFRQ} setups.
 - n indicates the number of wait clock cycles inserted in the bus cycle. In a co-processor cycle, 1 (=TC cycle) must be added to n.

- Remarks**
- The number in the symbol column correspond to the numbers in the timing charts.
 - Regarding the five specifications ③② tHRD, ③④ tHRWD, ④① tHDSD, ④② tHASD, and ④⑥ tHKD, at least one should be observed.

μPD70236A-12 (V_{DD} = 5 V ± 10 %)

(3/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	T _A = -40 to +85 °C		UNIT
				MIN.	MAX.	
Data output delay time from CLKOUT↑	56 tDKD	15-6, etc.		3	35	ns
Float delay time from CLKOUT	57 tFK	15-6, etc.		0	30	ns
$\overline{\text{IORD}}$ delay time from CLKOUT	58 tDKIR	15-7		0	35	ns
$\overline{\text{IOWR}}$ delay time from CLKOUT	59 tDKIW	15-8		0	35	ns
NMI, INTP _n (n = 0 to 7), CPBUSY setup time (to CLKOUT↓)	60 tSK	15-11		10		ns
NMI, INTP _n (n = 0 to 7), CPBUSY hold time (from CLKOUT↓)	61 tHKI	15-11		10		ns
$\overline{\text{BS8}}/\overline{\text{BS16}}$ setup time (to CLKOUT↑)	62 tSSK	15-13		10		ns
$\overline{\text{BS8}}/\overline{\text{BS16}}$ hold time (from CLKOUT↑)	63 tHKS	15-13		10		ns
HLDRQ setup time (to CLKOUT↑)	64 tSHQK	15-14		10		ns
HLDRQ hold time (from CLKOUT↑)	65 tHKHQ	15-14		15		ns
HLDK delay time from CLKOUT↑	66 tDKHA	15-14		3	35	ns
HLDK delay time from output float	67 tDFHA	15-14		0.5t _{cyk} -15		ns
INTP _n (n = 0 to 7) low-level width	68 tPIPL	15-17		80		ns
TCTL _n (n = 0 to 2) setup time (to CLKOUT↓)	69 tSK	15-18		40		ns
TCTL _n (n = 0 to 2) hold time (from CLKOUT↓)	70 tHKG	15-18		80		ns
TCTL _n (n = 0 to 2) high-level width	71 tGGH	15-18, etc.		40		ns
TCTL _n (n = 0 to 2) low-level width	72 tGGL	15-18, etc.		40		ns
TOUT _n (n = 0 to 2) output delay time (from TCTL _n (n = 0 to 2)↓)	73 tGTO	15-18, etc.			90	ns
TOUT _n (n = 0 to 2) output delay time (from CLKOUT↓)	74 tDKTO	15-18			50	ns
TCLK cycle	75 tCYK	15-19		80	DC	ns
TCLK high-level width	76 tTKTH	15-19		30		ns
TCLK low-level width	77 tTKTL	15-19		35		ns
TCLK rise time	78 tTKR	15-19			15	ns
TCLK fall time	79 tTKF	15-19			15	ns
TCTL _n (n = 0 to 2) hold time (from TCLK↑)	80 tTKG	15-19		40		ns
TCTL _n (n = 0 to 2) setup time (to TCLK↑)	81 tSGTK	15-19		40		ns
TOUT _n (n = 0 to 2) output delay time (from TCLK↓)	82 tDKTO	15-19			100	ns
RxD setup time (to SCU internal clock↓)	83 tSRX	15-20		500		ns
RxD hold time (from SCU internal clock↓)	84 tHRX	15-20		500		ns
TxD delay time from TOUT1↑	85 tDTX	15-20			200	ns
$\overline{\text{DMAAK}}_n$ (n = 0 to 3) delay time from CLKOUT↑	86 tDKHDA	15-21		0	40	ns
$\overline{\text{MRD}}$, $\overline{\text{IORD}}\downarrow$ delay time from CLKOUT↓	87 tDKRL	15-21		0	40	ns
$\overline{\text{MRD}}$, $\overline{\text{IORD}}\uparrow$ delay time from CLKOUT↓	88 tDKRH	15-21		0	40	ns
$\overline{\text{DMAAK}}_n$ (n = 0 to 3)↑ delay time (from $\overline{\text{IORD}}\uparrow$)	89 tDRHDAH	15-21		0.5t _{cyk} -15		ns
$\overline{\text{IORD}}\downarrow$, $\overline{\text{IOWR}}\downarrow$ delay time (from $\overline{\text{DMAAK}}_n$ (n = 0 to 3)↓)	90 tDDARW	15-21		0.5t _{cyk} -15		ns

Remark The number in the symbol column correspond to the numbers in the timing charts.

μPD70236A-12 (V_{DD} = 5 V ± 10 %)

(4/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	T _A = -40 to +85 °C		UNIT
				MIN.	MAX.	
IORD↑ delay time (from MWR↑) MRD↑ delay time (from IOWR↑)	⑨1 tDWHRH	15-21		0		ns
IORD, MRD low-level width	⑨2 tDR	15-21		t _{cyk} (n+2)-35 ^{Note 1}		ns
IOWR, MWR low-level width (extended write)	⑨3 tWW1	15-21	Extended write	t _{cyk} (n+2)-35 ^{Note 1}		ns
IOWR, MWR low-level width (normal write)	⑨4 tWW2	15-21	Normal write	t _{cyk} (n+1)-35 ^{Note 1}		ns
TC output delay time (from CLKOUT↑)	⑨5 tDKTCL	15-22		0	35	ns
TC OFF output delay time (from CLKOUT↑)	⑨6 tDKTCF	15-22		0	35	ns
TC pull-up delay time (from CLKOUT↑) ^{Note 2}	⑨7 tDKTCH	15-22	R _{TC} = 1.1 kΩ	0	2t _{cyk} -10	ns
TC low-level width	⑨8 tTCTCL	15-22		t _{cyk} (n+1)-15 ^{Note 1}		ns
END setup time (to CLKOUT↑)	⑨9 tSEDK	15-22		10		ns
END low-level width	100 tEEDL	15-22		100		ns
DMARQ _n (n = 0 to 3) setup time (to CLKOUT↑)	101 tSDQK	15-22, etc.		15		ns
DMAAK _n (n = 0 to 3) delay time from CLKOUT↓	102 tDKLDA	15-23		0	35	ns
MRD high-level width	103 tMRMRH	15-5		0.5t _{cyk} -10		ns
Data set time from MRD↑	104 tDMRHLZ	15-6, etc.		0.5t _{cyk} -15		ns
Data output delay time from MRD↑	105 tDMRHD	15-6, etc.		0.5t _{cyk} -15		ns
Cascade address delay time from CLKOUT	106 tDKCA	15-15, etc.		2	30	ns
INTAK high-level width	107 tAIAH	15-16		2.5t _{cyk} -10		ns
PCLKOUT delay time from CLKOUT	108 tDKPK	15-1	CLKC = 00		±5	ns
IOWR, MWR↓ delay time from MRD, IORD↓	109 tDRLWL	15-21	Normal write	t _{cyk} -15		ns

★

- Notes**
1. n indicates the number of wait clock cycles inserted in the bus cycle.
 2. It is assumed that the TC pin is connected with the pull-up resistor R_{TC}.

Remark The number in the symbol column correspond to the numbers in the timing charts.

(3) μPD70236A-16 (V_{DD} = 5 V ± 10 %)

(1/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	T _A = -40 to +85 °C		T _A = -10 to +70 °C		UNIT
				MIN.	MAX.	MIN.	MAX.	
External clock input cycle	① t _{cyx}	15-1		31.25	250	31.25	250	ns
External clock input high-level width	② t _{xKH}	15-1		8		8		ns
External clock input low-level width	③ t _{xKL}	15-1		8		8		ns
External clock input rise time	④ t _{xKR}	15-1			7		7	ns
External clock input fall time	⑤ t _{xKF}	15-1			7		7	ns
CPU operating frequency	- f _x	-		2	16	2	16	MHz
CLKOUT output frequency	⑥ t _{cyk}	15-1		62.5	500	62.5	500	ns
CLKOUT high-level width	⑦ t _{xKH}	15-1		0.5t _{cyk} -7		0.5t _{cyk} -7		ns
CLKOUT low-level width	⑧ t _{xKL}	15-1		0.5t _{cyk} -7		0.5t _{cyk} -7		ns
CLKOUT rise time	⑨ t _{KR}	15-1	1.0 V → 3.5 V		7		7	ns
CLKOUT fall time	⑩ t _{KF}	15-1	3.5 V → 1.0 V		7		7	ns
CLKOUT delay time (from external clock)	⑪ t _{DXK}	15-1		4	30	5	30	ns
PCLKOUT output frequency	⑫ t _{cyPK}	15-1		4t _{cyx}	1000	4t _{cyx}	1000	ns
PCLKOUT high-level width	⑬ t _{PKH}	15-1		2t _{cyx} -7		2t _{cyx} -7		ns
PCLKOUT low-level width	⑭ t _{PKL}	15-1		2t _{cyx} -7		2t _{cyx} -7		ns
PCLKOUT output rise time	⑮ t _{PKR}	15-1	1.0 V → 3.5 V		7		7	ns
PCLKOUT output fall time	⑯ t _{PKF}	15-1	3.5 V → 1.0 V		7		7	ns
Input rise time ^{Note 1}	⑰ t _{IR}		0.8 V → 2.2 V		12		12	ns
Input fall time ^{Note 1}	⑱ t _{IF}		2.2 V → 0.8 V		10		10	ns
Output rise time ^{Note 2}	⑲ t _{OR}		0.8 V → 2.2 V		12		12	ns
Output fall time ^{Note 2}	⑳ t _{OF}		2.2 V → 0.8 V		10		10	ns
RESET setup time (to CLKOUT↓)	㉑ t _{SASTK}	15-2		30		25		ns
RESET hold time (from CLKOUT↓)	㉒ t _{HKRST}	15-2		15		12		ns
RESOUT output delay time (from CLKOUT↓)	㉓ t _{DKRO}	15-2		0	40	0	40	ns
RESET low-level width	㉔ t _{WRSTL}	15-2		6t _{cyk}		6t _{cyk}		ns
READY setup time (to CLKOUT↑)	㉕ t _{SRYK}	15-3, etc.		5		5		ns
READY hold time (from CLKOUT↑)	㉖ t _{HCRY}	15-3, etc.		12		12		ns
BCYST high-level width	㉗ t _{BCBCH}	15-5, etc.		t _{cyk} (n+1)-10 ^{Note 3}		t _{cyk} (n+1)-10 ^{Note 3}		ns
BCYST low-level width	㉘ t _{BCBCL}	15-5, etc.		t _{cyk} -10		t _{cyk} -10		ns
BCYST delay time from CLKOUT↓	㉙ t _{DKBC}	15-5, etc.		3	30	4	25	ns
MRD delay time from CLKOUT	㉚ t _{DKMR}	15-5, etc.		0	35	0	25	ns

- Notes**
1. Except external clock and RESET
 2. Except CLKOUT and PCLKOUT
 3. n indicates the number of wait clock cycles inserted in the bus cycle. In a co-processor cycle, 1 (=TC cycle) must be added to n.

Remark The number in the symbol column correspond to the numbers in the timing charts.

μPD70236A-16 (V_{DD} = 5 V ± 10 %)

(2/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	T _A = -40 to +85 °C		T _A = -10 to +70 °C		UNIT
				MIN.	MAX.	MIN.	MAX.	
$\overline{MRD}\downarrow, \overline{IORD}\downarrow$ delay time from address/status output	(31) tDARL	15-5, etc.		0.5tcyk-15		0.5tcyk-15		ns
Data hold time (from $\overline{MRD}\uparrow$, from $\overline{IORD}\uparrow$)	(32) tHRD	15-5, etc.		0		0		ns
Address delay time from CLKOUT \downarrow Note 1	(33) tDKA	15-5, etc.		2	30	3	20	ns
Data hold time (from R $\overline{W}\downarrow$)	(34) tHRWD	15-5		0		0		ns
Status delay time from CLKOUT \downarrow	(35) tDKST	15-5, etc.		3	30	4	20	ns
$\overline{DSTB}\downarrow$ output delay time from CLKOUT \uparrow	(36) tDKDS	15-5, etc.		5	35	5	30	ns
$\overline{DSTB}\uparrow$ output delay time from CLKOUT	(37) tDKDSH	15-5, etc.		3	35	4	25	ns
$\overline{DSTB}\downarrow$ delay time from address/status output	(38) tDADSL	15-5, etc.		0.5tcyk-15		0.5tcyk-15		ns
\overline{DSTB} high-level width	(39) tDSDSH	15-5, etc.		0.5tcyk-10		0.5tcyk-10		ns
\overline{DSTB} low-level width	(40) tDSDSL	15-6, etc.		tcyk(n+1)-10 ^{Note 4}		tcyk(n+1)-10 ^{Note 4}		ns
Data hold time (from $\overline{DSTB}\uparrow$)	(41) tHDSD	15-5, etc.		0		0		ns
Data hold time (from address/status change point)	(42) tHASD	15-5		0		0		ns
Control 1 ^{Note 2} delay time from CLKOUT	(43) tDKCT1	15-21		0	35	0	25	ns
Control 2 ^{Note 3} delay time from CLKOUT	(44) tDKCT2	15-5, etc.		0	35	0	30	ns
Data setup time (to CLKOUT \downarrow)	(45) tSDK	15-5, etc.		7		7		ns
Data hold time (from CLKOUT \downarrow)	(46) tHKD	15-5, etc.		7		7		ns
Output floating time from $\overline{DSTB}\downarrow$	(47) tDHz	15-5, etc.			0		0	ns
Address/status hold time from $\overline{MWR}\uparrow$	(48) tHMWHA	15-6		0.5tcyk-15		0.5tcyk-15		ns
\overline{MWR} delay time from CLKOUT	(49) tDKMW	15-6, etc.		0	35	0	30	ns
$\overline{MWR}\downarrow, \overline{IOWR}\downarrow$ delay time from address/status output	(50) tDAWL	15-6, etc.		0.5tcyk-15		0.5tcyk-15		ns
$\overline{MWR}, \overline{IOWR}$ low-level width	(51) tWWL	15-6, etc.		tcyk(n+1)-10 ^{Note 4}		tcyk(n+1)-10 ^{Note 4}		ns
Address/status hold time from $\overline{DSTB}\uparrow$	(52) tHDSHA	15-6, etc.		0.5tcyk-15		0.5tcyk-15		ns
Data output delay time from $\overline{DSTB}\uparrow$	(53) tDSDHD	15-6, etc.		0.5tcyk-15		0.5tcyk-15		ns
Data delay time from address/status output	(54) tDAD	15-6, etc.		0.5tcyk-15		0.5tcyk-15		ns
Output setting time from $\overline{DSTB}\uparrow$	(55) tDLZ	15-6, etc.		0.5tcyk-15		0.5tcyk-15		ns

- ★ **Notes**
- These specifications apply to the following delay times from the falling edge of the CLKOUT signal.
 - Address delay time
 - $\overline{BUSLOCK}$ delay time
 - Delay time of signals below immediately after release of bus hold:
A23-A0, D15-D0, M/ \overline{IO} , BUSST1, BUSST0, UBE, BCYST, \overline{DSTB} .
 - Control 1 applies to the \overline{MWR} and \overline{IOWR} signals in a DMA cycle.
 - Control 2 applies to the \overline{BUFEN} , \overline{INTAK} and \overline{REFRQ} setups.
 - n indicates the number of wait clock cycles inserted in the bus cycle. In a co-processor cycle, 1 (=TC cycle) must be added to n.

- Remarks**
- The number in the symbol column correspond to the numbers in the timing charts.
 - Regarding the five specifications (32) tHRD, (34) tHRWD, (41) tHDSD, (42) tHASD, and (46) tHKD, at least one should be observed.

μPD70236A-16 (V_{DD} = 5 V ± 10 %)

(3/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	T _A = -40 to +85 °C		T _A = -10 to +70 °C		UNIT
				MIN.	MAX.	MIN.	MAX.	
Data output delay time from CLKOUT↑	⑤⑥ tDKD	15-6, etc.		3	35	4	30	ns
Float delay time from CLKOUT	⑤⑦ tFK	15-6, etc.		0	30	0	25	ns
IORD delay time from CLKOUT	⑤⑧ tDKIR	15-7		0	35	0	25	ns
IOWR delay time from CLKOUT	⑤⑨ tDKIW	15-8		0	35	0	30	ns
NMI, INTP _n (n = 0 to 7), CPBUSY setup time (to CLKOUT↓)	⑥⑩ tSIK	15-11		7		7		ns
NMI, INTP _n (n = 0 to 7), CPBUSY hold time (from CLKOUT↓)	⑥⑪ tHKI	15-11		7		7		ns
BS8/BS16 setup time (to CLKOUT↑)	⑥⑫ tBSK	15-13		7		7		ns
BS8/BS16 hold time (from CLKOUT↑)	⑥⑬ tHKB	15-13		7		7		ns
HLDRQ setup time (to CLKOUT↑)	⑥⑭ tSHQK	15-14		7		7		ns
HLDRQ hold time (from CLKOUT↑)	⑥⑮ tHKHQ	15-14		10		10		ns
HLDAK delay time from CLKOUT↑	⑥⑯ tDKHA	15-14		3	35	4	25	ns
HLDAK delay time from output float	⑥⑰ tDFHA	15-14		0.5t _{cyk} -15		0.5t _{cyk} -15		ns
INTP _n (n = 0 to 7) low-level width	⑥⑱ tPIPL	15-17		80		80		ns
TCTL _n (n = 0 to 2) setup time (to CLKOUT↓)	⑥⑲ tSGK	15-18		40		40		ns
TCTL _n (n = 0 to 2) hold time (from CLKOUT↓)	⑦① tHKG	15-18		80		80		ns
TCTL _n (n = 0 to 2) high-level width	⑦② tGKH	15-18, etc.		40		40		ns
TCTL _n (n = 0 to 2) low-level width	⑦③ tGL	15-18, etc.		40		40		ns
TOUT _n (n = 0 to 2) output delay time (from TCTL _n (n = 0 to 2)↓)	⑦④ tGTO	15-18, etc.			90		90	ns
TOUT _n (n = 0 to 2) output delay time (from CLKOUT↓)	⑦⑤ tKTO	15-18			50		50	ns
TCLK cycle	⑦⑥ tCYK	15-19		62.5	DC	62.5	DC	ns
TCLK high-level width	⑦⑦ tTKKH	15-19		25		25		ns
TCLK low-level width	⑦⑧ tTKKL	15-19		30		30		ns
TCLK rise time	⑦⑨ tTKR	15-19			15		15	ns
TCLK fall time	⑦⑩ tTKF	15-19			15		15	ns
TCTL _n (n = 0 to 2) hold time (from TCLK↑)	⑦⑪ tHTKG	15-19		40		40		ns
TCTL _n (n = 0 to 2) setup time (to TCLK↑)	⑦⑫ tSGTK	15-19		40		40		ns
TOUT _n (n = 0 to 2) output delay time (from TCLK↓)	⑦⑬ tTKTO	15-19			100		100	ns
RxD setup time (to SCU internal clock↓)	⑦⑭ tSRX	15-20		500		500		ns
RxD hold time (from SCU internal clock↓)	⑦⑮ tHRX	15-20		500		500		ns
TxD delay time from TOUT1↑	⑦⑯ tDTX	15-20			200		200	ns
DMAAK _n (n = 0 to 3) delay time from CLKOUT↑	⑦⑰ tDKHA	15-21		0	40	0	35	ns
MRD, IORD↓ delay time from CLKOUT↓	⑦⑱ tDKRL	15-21		0	40	0	35	ns
MRD, IORD↑ delay time from CLKOUT↓	⑦⑲ tDKRH	15-21		0	40	0	35	ns
DMAAK _n (n = 0 to 3)↑ delay time (from IORD↑)	⑦⑳ tDRDAH	15-21		0.5t _{cyk} -15		0.5t _{cyk} -15		ns
IORD↓, IOWR↓ delay time (from DMAAK _n (n = 0 to 3)↓)	⑧① tDARW	15-21		0.5t _{cyk} -15		0.5t _{cyk} -15		ns

Remark The number in the symbol column correspond to the numbers in the timing charts.

μPD70236A-16 (V_{DD} = 5 V ± 10 %)

(4/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	T _A = -40 to +85 °C		T _A = -10 to +70 °C		UNIT
				MIN.	MAX.	MIN.	MAX.	
$\overline{\text{IORD}}\uparrow$ delay time (from $\overline{\text{MWR}}\uparrow$) $\overline{\text{MRD}}\uparrow$ delay time (from $\overline{\text{IOWR}}\uparrow$)	91 t _{DWHRH}	15-21		0		0		ns
$\overline{\text{IORD}}$, $\overline{\text{MRD}}$ low-level width	92 t _{TR}	15-21		t _{cyk} (n+2)-35 ^{Note 1}		t _{cyk} (n+2)-25 ^{Note 1}		ns
$\overline{\text{IOWR}}$, $\overline{\text{MWR}}$ low-level width (extended write)	93 t _{WW1}	15-21	Extended write	t _{cyk} (n+2)-35 ^{Note 1}		t _{cyk} (n+2)-25 ^{Note 1}		ns
$\overline{\text{IOWR}}$, $\overline{\text{MWR}}$ low-level width (normal write)	94 t _{WW2}	15-21	Normal write	t _{cyk} (n+1)-35 ^{Note 1}		t _{cyk} (n+1)-25 ^{Note 1}		ns
$\overline{\text{TC}}$ output delay time (from CLKOUT \uparrow)	95 t _{DKTCL}	15-22		0	35	0	25	ns
$\overline{\text{TC}}$ OFF output delay time (from CLKOUT \uparrow)	96 t _{DKTCF}	15-22		0	35	0	25	ns
$\overline{\text{TC}}$ pull-up delay time (from CLKOUT \uparrow) ^{Note 2}	97 t _{DKTCH}	15-22	R _{TC} = 1.1 kΩ	0	2t _{cyk} -10	0	2t _{cyk} -10	ns
$\overline{\text{TC}}$ low-level width	99 t _{TCTCL}	15-22		t _{cyk} (n+1)-15 ^{Note 1}		t _{cyk} (n+1)-15 ^{Note 1}		ns
$\overline{\text{END}}$ setup time (to CLKOUT \uparrow)	99 t _{SEDK}	15-22		10		10		ns
$\overline{\text{END}}$ low-level width	100 t _{EDEDL}	15-22		100		100		ns
DMARQ _n (n = 0 to 3) setup time (to CLKOUT \uparrow)	101 t _{SDOK}	15-22, etc.		12		12		ns
DMAAK _n (n = 0 to 3) delay time from CLKOUT \downarrow	102 t _{DKLDA}	15-23		0	35	0	25	ns
$\overline{\text{MRD}}$ high-level width	103 t _{MRMRH}	15-5		0.5t _{cyk} -10		0.5t _{cyk} -10		ns
Data set time from $\overline{\text{MRD}}\uparrow$	104 t _{MRHLZ}	15-6, etc.		0.5t _{cyk} -15		0.5t _{cyk} -15		ns
Data output delay time from $\overline{\text{MRD}}\uparrow$	105 t _{MRMD}	15-6, etc.		0.5t _{cyk} -15		0.5t _{cyk} -15		ns
Cascade address delay time from CLKOUT	106 t _{DKCA}	15-15, etc.		2	30	3	20	ns
$\overline{\text{INTAK}}$ high-level width	107 t _{IAIAH}	15-16		2.5t _{cyk} -10		2.5t _{cyk} -10		ns
PCLKOUT delay time from CLKOUT	108 t _{DKPK}	15-1	CLKC = 00		±5		±5	ns
$\overline{\text{IOWR}}$, $\overline{\text{MWR}}\downarrow$ delay time from $\overline{\text{MRD}}$, $\overline{\text{IORD}}\downarrow$	109 t _{DRLWL}	15-21	Normal write	t _{cyk} -15		t _{cyk} -15		ns

★

- Notes**
1. n indicates the number of wait clock cycles inserted in the bus cycle.
 2. It is assumed that the $\overline{\text{TC}}$ pin is connected with the pull-up resistor R_{TC}.

Remark The number in the symbol column correspond to the numbers in the timing charts.

(4) μPD70236A-20 (V_{DD} = 5 V ± 10 %)

(1/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	T _A = -40 to +85 °C		T _A = -10 to +70 °C		UNIT
				MIN.	MAX.	MIN.	MAX.	
External clock input cycle	① t _{cyx}	15-1		25	250	25	250	ns
External clock input high-level width	② t _{bKH}	15-1		8		8		ns
External clock input low-level width	③ t _{bKL}	15-1		8		8		ns
External clock input rise time	④ t _{bKR}	15-1			7		7	ns
External clock input fall time	⑤ t _{bKF}	15-1			7		7	ns
CPU operating frequency	- f _x	-		2	20	2	20	MHz
CLKOUT output frequency	⑥ t _{cyk}	15-1		50	500	50	500	ns
CLKOUT high-level width	⑦ t _{bKH}	15-1		0.5t _{cyk} -5		0.5t _{cyk} -5		ns
CLKOUT low-level width	⑧ t _{bKL}	15-1		0.5t _{cyk} -5		0.5t _{cyk} -5		ns
CLKOUT rise time	⑨ t _{bKR}	15-1	1.0 V → 3.5 V		5		5	ns
CLKOUT fall time	⑩ t _{bKF}	15-1	3.5 V → 1.0 V		5		5	ns
CLKOUT delay time (from external clock)	⑪ t _{DXK}	15-1		4	30	5	30	ns
PCLKOUT output frequency	⑫ t _{cyPK}	15-1		4t _{cyx}	1000	4t _{cyx}	1000	ns
PCLKOUT high-level width	⑬ t _{bPKH}	15-1		2t _{cyx} -5		2t _{cyx} -5		ns
PCLKOUT low-level width	⑭ t _{bPKL}	15-1		2t _{cyx} -5		2t _{cyx} -5		ns
PCLKOUT output rise time	⑮ t _{bPKR}	15-1	1.0 V → 3.5 V		5		5	ns
PCLKOUT output fall time	⑯ t _{bPKF}	15-1	3.5 V → 1.0 V		5		5	ns
Input rise time ^{Note 1}	⑰ t _{IR}		0.8 V → 2.2 V		10		10	ns
Input fall time ^{Note 1}	⑱ t _{IF}		2.2 V → 0.8 V		10		10	ns
Output rise time ^{Note 2}	⑲ t _{OR}		0.8 V → 2.2 V		10		10	ns
Output fall time ^{Note 2}	⑳ t _{OF}		2.2 V → 0.8 V		10		10	ns
RESET setup time (to CLKOUT↓)	㉑ t _{SRSTK}	15-2		30		25		ns
RESET hold time (from CLKOUT↓)	㉒ t _{HKRST}	15-2		15		12		ns
RESOUT output delay time (from CLKOUT↓)	㉓ t _{DKRO}	15-2		0	40	0	40	ns
RESET low-level width	㉔ t _{WRSTL}	15-2		6t _{cyk}		6t _{cyk}		ns
READY setup time (to CLKOUT↑)	㉕ t _{SRYK}	15-3, etc.		5		5		ns
READY hold time (from CLKOUT↑)	㉖ t _{HKRY}	15-3, etc.		12		12		ns
BCYST high-level width	㉗ t _{BCBH}	15-5, etc.		t _{cyk} (n+1)-7 ^{Note 3}		t _{cyk} (n+1)-7 ^{Note 3}		ns
BCYST low-level width	㉘ t _{BCBL}	15-5, etc.		t _{cyk} -7		t _{cyk} -7		ns
BCYST delay time from CLKOUT↓	㉙ t _{DKBC}	15-5, etc.		3	30	4	25	ns
MRD delay time from CLKOUT	㉚ t _{DKMR}	15-5, etc.		0	35	0	25	ns

- Notes**
1. Except external clock and RESET
 2. Except CLKOUT and PCLKOUT
 3. n indicates the number of wait clock cycles inserted in the bus cycle. In a co-processor cycle, 1 (=TC cycle) must be added to n.

Remark The number in the symbol column correspond to the numbers in the timing charts.

μPD70236A-20 (V_{DD} = 5 V ± 10 %)

(2/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	T _A = -40 to +85 °C		T _A = -10 to +70 °C		UNIT
				MIN.	MAX.	MIN.	MAX.	
MRD↓, IORD↓ delay time from address/status output	(31) tDARL	15-5, etc.		0.5tcyk-12		0.5tcyk-12		ns
Data hold time (from MRD↑, from IORD↑)	(32) tHRD	15-5, etc.		0		0		ns
Address delay time from CLKOUT↓ ^{Note 1}	(33) tDKA	15-5, etc.		2	30	3	20	ns
Data hold time (from R/W↓)	(34) tHRWD	15-5		0		0		ns
Status delay time from CLKOUT↓	(35) tDKST	15-5, etc.		3	30	4	20	ns
DSTB↓ output delay time from CLKOUT↑	(36) tDKDS	15-5, etc.		5	35	5	30	ns
DSTB↑ output delay time from CLKOUT	(37) tDKDSH	15-5, etc.		3	35	4	25	ns
DSTB↓ delay time from address/status output	(38) tDADSL	15-5, etc.		0.5tcyk-12		0.5tcyk-12		ns
DSTB high-level width	(39) tDSDSH	15-5, etc.		0.5tcyk-7		0.5tcyk-7		ns
DSTB low-level width	(40) tDSDSL	15-6, etc.		tcyk(n+1)-7 ^{Note 4}		tcyk(n+1)-7 ^{Note 4}		ns
Data hold time (from DSTB↑)	(41) tHDS	15-5, etc.		0		0		ns
Data hold time (from address/status change point)	(42) tHASD	15-5		0		0		ns
Control 1 ^{Note 2} delay time from CLKOUT	(43) tDKCT1	15-21		0	35	0	25	ns
Control 2 ^{Note 3} delay time from CLKOUT	(44) tDKCT2	15-5, etc.		0	35	0	30	ns
Data setup time (to CLKOUT↓)	(45) tSDK	15-5, etc.		7		7		ns
Data hold time (from CLKOUT↓)	(46) tHKD	15-5, etc.		7		7		ns
Output floating time from DSTB↓	(47) tDZH	15-5, etc.			0		0	ns
Address/status hold time from MWR↑	(48) tHMWA	15-6		0.5tcyk-12		0.5tcyk-12		ns
MWR delay time from CLKOUT	(49) tDKMW	15-6, etc.		0	35	0	30	ns
MWR↓, IOWR↓ delay time from address/status output	(50) tDAWL	15-6, etc.		0.5tcyk-12		0.5tcyk-12		ns
MWR, IOWR low-level width	(51) tWWL	15-6, etc.		tcyk(n+1)-7 ^{Note 4}		tcyk(n+1)-7 ^{Note 4}		ns
Address/status hold time from DSTB↑	(52) tHDSA	15-6, etc.		0.5tcyk-12		0.5tcyk-12		ns
Data output delay time from DSTB↑	(53) tDOSH	15-6, etc.		0.5tcyk-12		0.5tcyk-12		ns
Data delay time from address/status output	(54) tDAD	15-6, etc.		0.5tcyk-12		0.5tcyk-12		ns
Output setting time from DSTB↑	(55) tDLZ	15-6, etc.		0.5tcyk-12		0.5tcyk-12		ns

- * **Notes**
- These specifications apply to the following delay times from the falling edge of the CLKOUT signal.
 - Address delay time
 - BUSLOCK delay time
 - Delay time of signals below immediately after release of bus hold:
A23-A0, D15-D0, M/I_O, BUSST1, BUSST0, UB_E, BCYST, DSTB.
 - Control 1 applies to the MWR and IOWR signals in a DMA cycle.
 - Control 2 applies to the BUFEN, INTAK and REFRQ setups.
 - n indicates the number of wait clock cycles inserted in the bus cycle. In a co-processor cycle, 1 (=TC cycle) must be added to n.

- Remarks**
- The number in the symbol column correspond to the numbers in the timing charts.
 - Regarding the five specifications (32) tHRD, (34) tHRWD, (41) tHDS, (42) tHASD, and (46) tHKD, at least one should be observed.

μPD70236A-20 (V_{DD} = 5 V ± 10 %)

(3/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	T _A = -40 to +85 °C		T _A = -10 to +70 °C		UNIT
				MIN.	MAX.	MIN.	MAX.	
Data output delay time from CLKOUT↑	56 tDKD	15-6, etc.		3	35	4	30	ns
Float delay time from CLKOUT	57 tFK	15-6, etc.		0	30	0	25	ns
$\overline{\text{IORD}}$ delay time from CLKOUT	58 tDKR	15-7		0	35	0	25	ns
$\overline{\text{IOWR}}$ delay time from CLKOUT	59 tDKW	15-8		0	35	0	30	ns
NMI, INTP _n (n = 0 to 7), $\overline{\text{CPBUSY}}$ setup time (to CLKOUT↓)	60 tSIK	15-11		7		7		ns
NMI, INTP _n (n = 0 to 7), $\overline{\text{CPBUSY}}$ hold time (from CLKOUT↓)	61 tHKI	15-11		7		7		ns
$\overline{\text{BS8/BS16}}$ setup time (to CLKOUT↑)	62 tSBK	15-13		7		7		ns
$\overline{\text{BS8/BS16}}$ hold time (from CLKOUT↑)	63 tHKB	15-13		7		7		ns
HLDRQ setup time (to CLKOUT↑)	64 tSHK	15-14		7		7		ns
HLDRQ hold time (from CLKOUT↑)	65 tHKH	15-14		10		10		ns
HLDAK delay time from CLKOUT↑	66 tDKHA	15-14		3	35	4	25	ns
HLDAK delay time from output float	67 tDFA	15-14		0.5tcyk-15		0.5tcyk-15		ns
INTP _n (n = 0 to 7) low-level width	68 tIPL	15-17		80		80		ns
TCTL _n (n = 0 to 2) setup time (to CLKOUT↓)	69 tSGK	15-18		40		40		ns
TCTL _n (n = 0 to 2) hold time (from CLKOUT↓)	70 tHKG	15-18		80		80		ns
TCTL _n (n = 0 to 2) high-level width	71 tGGH	15-18, etc.		40		40		ns
TCTL _n (n = 0 to 2) low-level width	72 tGGL	15-18, etc.		40		40		ns
TOUT _n (n = 0 to 2) output delay time (from TCTL _n (n = 0 to 2)↓)	73 tDGT	15-18, etc.			90		90	ns
TOUT _n (n = 0 to 2) output delay time (from CLKOUT↓)	74 tDKT	15-18			50		50	ns
TCLK cycle	75 tCYK	15-19		50	DC	50	DC	ns
TCLK high-level width	76 tTKKH	15-19		20		20		ns
TCLK low-level width	77 tTKKL	15-19		25		25		ns
TCLK rise time	78 tTKR	15-19			15		15	ns
TCLK fall time	79 tTKF	15-19			15		15	ns
TCTL _n (n = 0 to 2) hold time (from TCLK↑)	80 tTKG	15-19		40		40		ns
TCTL _n (n = 0 to 2) setup time (to TCLK↑)	81 tSGK	15-19		40		40		ns
TOUT _n (n = 0 to 2) output delay time (from TCLK↓)	82 tDKT	15-19			100		100	ns
RxD setup time (to SCU internal clock↓)	83 tSRX	15-20		500		500		ns
RxD hold time (from SCU internal clock↓)	84 tHRX	15-20		500		500		ns
TxD delay time from TOUT1↑	85 tDTX	15-20			200		200	ns
$\overline{\text{DMAAK}}_n$ (n = 0 to 3) delay time from CLKOUT↑	86 tDKHA	15-21		0	40	0	35	ns
$\overline{\text{MRD}}$, $\overline{\text{IORD}}$ ↓ delay time from CLKOUT↓	87 tDKRL	15-21		0	40	0	35	ns
$\overline{\text{MRD}}$, $\overline{\text{IORD}}$ ↑ delay time from CLKOUT↓	88 tDKRH	15-21		0	40	0	35	ns
$\overline{\text{DMAAK}}_n$ (n = 0 to 3)↑ delay time (from $\overline{\text{IORD}}$ ↑)	89 tDRHA	15-21		0.5tcyk-12		0.5tcyk-12		ns
$\overline{\text{IORD}}$, $\overline{\text{IOWR}}$ ↓ delay time (from $\overline{\text{DMAAK}}_n$ (n = 0 to 3)↓)	90 tDDR	15-21		0.5tcyk-12		0.5tcyk-12		ns

Remark The number in the symbol column correspond to the numbers in the timing charts.

μPD70236A-20 (V_{DD} = 5 V ± 10 %)

(4/4)


PARAMETER	SYMBOL		FIG.No.	TEST CONDITIONS	T _A = -40 to +85 °C		T _A = -10 to +70 °C		UNIT
					MIN.	MAX.	MIN.	MAX.	
I _{ORD} ↑ delay time (from M _{WR} ↑) M _{RD} ↑ delay time (from I _{OWR} ↑)	⑨1	t _{DWHRH}	15-21		0		0		ns
I _{ORD} , M _{RD} low-level width	⑨2	t _{RR}	15-21		t _{cyk(n+2)-35} ^{Note1}		t _{cyk(n+2)-25} ^{Note1}		ns
I _{OWR} , M _{WR} low-level width (extended write)	⑨3	t _{WW1}	15-21	Extended write	t _{cyk(n+2)-35} ^{Note1}		t _{cyk(n+2)-25} ^{Note1}		ns
I _{OWR} , M _{WR} low-level width (normal write)	⑨4	t _{WW2}	15-21	Normal write	t _{cyk(n+1)-35} ^{Note1}		t _{cyk(n+1)-25} ^{Note1}		ns
T _C output delay time (from CLKOUT↑)	⑨5	t _{DKTCL}	15-22		0	35	0	25	ns
T _C OFF output delay time (from CLKOUT↑)	⑨6	t _{DKTCF}	15-22		0	35	0	25	ns
T _C pull-up delay time (from CLKOUT↑) ^{Note 2}	⑨7	t _{DKTCH}	15-22	R _{TC} = 1.1 kΩ	0	2t _{cyk} -10	0	2t _{cyk} -10	ns
T _C low-level width	⑨8	t _{TCTCL}	15-22		t _{cyk(n+1)-12} ^{Note1}		t _{cyk(n+1)-12} ^{Note1}		ns
END setup time (to CLKOUT↑)	⑨9	t _{SEDK}	15-22		10		10		ns
END low-level width	100	t _{EDEDL}	15-22		100		100		ns
DMARQ _n (n = 0 to 3) setup time (to CLKOUT↑)	101	t _{SDCK}	15-22, etc.		12		12		ns
DMAAK _n (n = 0 to 3) delay time from CLKOUT↓	102	t _{DKLDA}	15-23		0	35	0	25	ns
M _{RD} high-level width	103	t _{MRMRH}	15-5		0.5t _{cyk} -7		0.5t _{cyk} -7		ns
Data set time from M _{RD} ↑	104	t _{DMRHLZ}	15-6, etc.		0.5t _{cyk} -12		0.5t _{cyk} -12		ns
Data output delay time from M _{RD} ↑	105	t _{DMRHD}	15-6, etc.		0.5t _{cyk} -12		0.5t _{cyk} -12		ns
Cascade address delay time from CLKOUT	106	t _{DKCA}	15-15, etc.		2	30	3	20	ns
INTAK high-level width	107	t _{IAIAH}	15-16		2.5t _{cyk} -7		2.5t _{cyk} -7		ns
PCLKOUT delay time from CLKOUT	108	t _{DKPK}	15-1	CLKC = 00		±5		±5	ns
I _{OWR} , M _{WR} ↓ delay time from M _{RD} , I _{ORD} ↓	109	t _{DRLWL}	15-21	Normal write	t _{cyk} -12		t _{cyk} -12		ns

*


Notes 1. n indicates the number of wait clock cycles inserted in the bus cycle.
2. It is assumed that the T_C pin is connected with the pull-up resistor R_{TC}.

Remark The number in the symbol column correspond to the numbers in the timing charts.


AC Test Input Waveform (Except X1)




AC Test Input Waveform (X1)



AC Test Output Test Points



Load Conditions



Caution If the load capacitance exceeds 100 pF due to the construction of the circuit, the load capacitance of this device should be reduced to 100 pF or less by insertion of a buffer, etc.

15.2 SPECIFICATIONS WHEN $V_{DD} = 3.6$ TO 4.5 V

Absolute Maximum Ratings ($T_A = 25$ °C)

PARAMETER	SYMBOL	TEST CONDITIONS	RATING	UNIT
Supply voltage	V_{DD}		-0.5 to +7.0	V
Input voltage	V_I	Except X1, $V_{DD} = 3.6$ to 4.5 V	-0.5 to $V_{DD}+0.3$	V
Clock input voltage	V_K	X1, $V_{DD} = 3.6$ to 4.5 V	-0.5 to $V_{DD}+1.0$	V
Output short current	I_{OS}		50	mA
Output voltage	V_O	$V_{DD} = 3.6$ to 4.5 V	-0.5 to $V_{DD}+0.3$	V
Operating ambient temperature	T_A		-40 to +85	°C
Storage temperature	T_{stg}		-65 to +150	°C

- Cautions**
1. Do not connect output pin (or I/O pin) of IC product directly to other output pins, V_{DD} , V_{CC} or GND. Open drain output pins or open collector output pins, however, can be connected each other. Output pins having high impedance capability can be also connected each other in an external circuit designed the timing to prevent output conflict.
 2. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The parameters apply independently. The device should be operated within the limits specified under DC and AC Characteristics.

DC Characteristics (T_A = - 40 to +85 °C, V_{DD} = 3.6 to 4.5 V)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input voltage, high	V _{IH}	Except $\overline{\text{RESET}}$	2.2		V _{DD} +0.3	V
		$\overline{\text{RESET}}$	0.8 V _{DD}		V _{DD} +0.3	V
Input voltage, low	V _{IL}	Except $\overline{\text{RESET}}$	-0.5		0.2 V _{DD}	V
		$\overline{\text{RESET}}$	-0.5		0.2 V _{DD}	V
Clock input voltage, high	V _{KH}	X2, X1	0.8 V _{DD}		V _{DD} +0.5	V
Clock input voltage, low	V _{KL}	X2, X1	-0.5		+0.6	V
Output voltage, high	V _{OH}	I _{OH} = -2.5 mA	0.7 V _{DD}			V
		I _{OH} = -100 μA	V _{DD} -0.4			V
Output voltage, low	V _{OL}	Except $\overline{\text{TC}}$, I _{OL} = 2.5 mA			0.4	V
		$\overline{\text{TC}}$, I _{OL} = 5.0 mA			0.4	V
Input leak current, high	I _{LH}	V _I = V _{DD}			10	μA
Input leak current, low	I _{LL}	V _I = 0 V			-10	μA
Output leak current, high	I _{LOH}	V _O = V _{DD}			10	μA
Output leak current, low	I _{LOL}	V _O = 0 V			-10	μA
High-level latch leakage current	I _{LH}	V _I = 3.0 V	0		-200	μA
Low-level latch leakage current	I _{LL}	V _I = 0.8 V	0		200	μA
Latch inversion current (L → H)	I _{LH}				200	μA
Latch inversion current (H → L)	I _{LL}				-200	μA
Supply current ^{Note}	I _{DD}	In operation (f _x = 2 to 16 MHz)		2.9f _x + 2	5f _x + 5	mA
		HALT (f _x = 2 to 16 MHz)		0.03125f _x + 0.3	0.35f _x + 2.0	mA
		STOP		4.0	150	μA

*

Note Setting condition : The CPU clock is used for the TCLK0 to TCLK2 with refreshing enabled.
The units of the constants 2.9, 5, 0.03125, 0.35 are mA/MHz.

Remark The TYP. values are the reference values when T_A = 25 °C and V_{DD} = 4.0 V.


Capacitance (T_A = 25 °C, V_{DD} = 0 V)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input capacitance	C _I	f _c = 1 MHz Unmeasured pins returned to 0 V.			15	pF
Input output capacitance	C _{IO}				15	pF
Output capacitance	C _O				15	pF

Recommended Oscillator Circuit

(a) **Crystal resonator connection (T_A = -40 to +85 °C, V_{DD} = 3.6 to 4.5 V)**


(i) **Recommended conditions of oscillation with basic wave**



MANUFACTURER	OSCILLATOR FREQUENCY f _{xx} [MHz]	PRODUCT NAME	RECOMMENDED CONSTANT	
			C1 [pF]	C2 [pF]
Kinseki, Ltd.	20	HC-49/U	10	10

- Cautions**
1. The oscillation circuit should be located as close as possible to the X1 and X2 pins.
 2. No other signal lines should cross the shaded area.
 3. Sufficient evaluation is required for matching between the μPD70236A and the resonator.


(ii) **Recommended conditions with third overtone**



MANUFACTURER	OSCILLATOR FREQUENCY f _{xx} [MHz]	PRODUCT NAME	RECOMMENDED CONSTANT			
			C1 [pF]	C2 [pF]	C3 [pF]	L [μH]
Kinseki, Ltd.	32	HC-49/U	5	1000	5	5.6
	25		5	1000	10	4.7

- Cautions**
1. The oscillation circuit should be located as close as possible to the X1 and X2 pins.
 2. No other signal lines should cross the shaded area.
 3. Sufficient evaluation is required for matching between the μPD70236A and the resonator.

(b) External clock input



- Cautions**
1. The high-speed CMOS inverter should be located as close as possible to the X1 and X2 pins.
 2. Ensure that matching between the μPD70236A and the high-speed CMOS inverter is fully evaluated.

AC Characteristics (V_{DD} = 3.6 to 4.5 V, Output pin load capacitance : C_L = 100 pF)

(1) μPD70236A-16 (V_{DD} = 3.6 to 4.5 V)

(1/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	T _A = -40 to +85 °C		UNIT
				MIN.	MAX.	
External clock input cycle	① t _{cyx}	15-1		40	250	ns
External clock input high-level width	② t _{bKH}	15-1		10		ns
External clock input low-level width	③ t _{bKL}	15-1		10		ns
External clock input rise time	④ t _{bKR}	15-1			7	ns
External clock input fall time	⑤ t _{bKF}	15-1			7	ns
CPU operating frequency	- f _x	-		2	12.5	MHz
CLKOUT output frequency	⑥ t _{cyk}	15-1		80	500	ns
CLKOUT high-level width	⑦ t _{bKH}	15-1		0.5t _{cyk} -10		ns
CLKOUT low-level width	⑧ t _{bKL}	15-1		0.5t _{cyk} -10		ns
CLKOUT rise time	⑨ t _{KR}	15-1	0.2V _{DD} → 0.7V _{DD}		10	ns
CLKOUT fall time	⑩ t _{KF}	15-1	0.7V _{DD} → 0.2V _{DD}		10	ns
CLKOUT delay time (from external clock)	⑪ t _{DXK}	15-1		4	30	ns
PCLKOUT output frequency	⑫ t _{cyPK}	15-1		4t _{cyx}	1000	ns
PCLKOUT high-level width	⑬ t _{PKH}	15-1		2t _{cyx} -10		ns
PCLKOUT low-level width	⑭ t _{PKL}	15-1		2t _{cyx} -10		ns
PCLKOUT output rise time	⑮ t _{PKR}	15-1	0.2V _{DD} → 0.7V _{DD}		10	ns
PCKLOUT output fall time	⑯ t _{PKF}	15-1	0.7V _{DD} → 0.2V _{DD}		10	ns
Input rise time ^{Note 1}	⑰ t _{IR}		0.7V _{DD} → 0.2V _{DD}		12	ns
Input fall time ^{Note 1}	⑱ t _{IF}		0.2V _{DD} → 0.7V _{DD}		10	ns
Output rise time ^{Note 2}	⑲ t _{OR}		0.7V _{DD} → 0.2V _{DD}		12	ns
Output fall time ^{Note 2}	⑳ t _{OF}		0.2V _{DD} → 0.7V _{DD}		10	ns
RESET setup time (to CLKOUT↓)	㉑ t _{SRSTK}	15-2		30		ns
RESET hold time (from CLKOUT↓)	㉒ t _{HKRST}	15-2		15		ns
RESOUT output delay time (from CLKOUT↓)	㉓ t _{DKRO}	15-2		0	40	ns
RESET low-level width	㉔ t _{WRSTL}	15-2		6t _{cyk}		ns
READY setup time (to CLKOUT↑)	㉕ t _{SRYK}	15-3, etc.		7		ns
READY hold time (from CLKOUT↑)	㉖ t _{HKRY}	15-3, etc.		15		ns
BCYST high-level width	㉗ t _{BCBCH}	15-5, etc.		t _{cyk} (n+1)-10 ^{Note 3}		ns
BCYST low-level width	㉘ t _{BCBCL}	15-5, etc.		t _{cyk} -10		ns
BCYST delay time from CLKOUT↓	㉙ t _{DKBC}	15-5, etc.		4	35	ns
MRD delay time from CLKOUT	㉚ t _{DKMR}	15-5, etc.		0	40	ns

- Notes**
1. Except external clock and $\overline{\text{RESET}}$
 2. Except CLKOUT and PCLKOUT
 3. n indicates the number of wait clock cycles inserted in the bus cycle. In a co-processor cycle, 1 (=TC cycle) must be added to n.

Remark The number in the symbol column correspond to the numbers in the timing charts.

μPD70236A-16 (V_{DD} = 3.6 to 4.5 V)

(2/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	T _A = -40 to +85 °C		UNIT
				MIN.	MAX.	
$\overline{\text{MRD}}\downarrow, \overline{\text{IORD}}\downarrow$ delay time from address/status output	③① tDARL	15-5, etc.		0.5tcyk-15		ns
Data hold time (from $\overline{\text{MRD}}\uparrow$, from $\overline{\text{IORD}}\uparrow$)	③② tHRD	15-5, etc.		0		ns
Address delay time from CLKOUT \downarrow Note 1	③③ tDKA	15-5, etc.		3	35	ns
Data hold time (from $\overline{\text{R}\overline{\text{W}}}\downarrow$)	③④ tHRWD	15-5		0		ns
Status delay time from CLKOUT \downarrow	③⑤ tDKST	15-5, etc.		4	35	ns
$\overline{\text{DSTB}}\downarrow$ output delay time from CLKOUT \uparrow	③⑥ tDKDS	15-5, etc.		5	45	ns
$\overline{\text{DSTB}}\uparrow$ output delay time from CLKOUT	③⑦ tDKDSH	15-5, etc.		4	40	ns
$\overline{\text{DSTB}}\downarrow$ delay time from address/status output	③⑧ tDADSL	15-5, etc.		0.5tcyk-15		ns
$\overline{\text{DSTB}}$ high-level width	③⑨ tDSDSH	15-5, etc.		0.5tcyk-10		ns
$\overline{\text{DSTB}}$ low-level width	④⑩ tDSDSL	15-6, etc.		tcyk(n+1)-10Note 4		ns
Data hold time (from $\overline{\text{DSTB}}\uparrow$)	④① tHDS	15-5, etc.		0		ns
Data hold time (from address/status change point)	④② tHASD	15-5		0		ns
Control 1Note 2 delay time from CLKOUT	④③ tDKCT1	15-21		0	40	ns
Control 2Note 3 delay time from CLKOUT	④④ tDKCT2	15-5, etc.		0	40	ns
Data setup time (to CLKOUT \downarrow)	④⑤ tSDK	15-5, etc.		10		ns
Data hold time (from CLKOUT \downarrow)	④⑥ tHKD	15-5, etc.		10		ns
Output floating time from $\overline{\text{DSTB}}\downarrow$	④⑦ tDZ	15-5, etc.			0	ns
Address/status hold time from $\overline{\text{MWR}}\uparrow$	④⑧ tHMWHA	15-6		0.5tcyk-15		ns
$\overline{\text{MWR}}$ delay time from CLKOUT	④⑨ tDKMW	15-6, etc.		0	40	ns
$\overline{\text{MWR}}\downarrow, \overline{\text{IOWR}}\downarrow$ delay time from address/status output	⑤⑩ tDAWL	15-6, etc.		0.5tcyk-15		ns
$\overline{\text{MWR}}, \overline{\text{IOWR}}$ low-level width	⑤① tWWL	15-6, etc.		tcyk(n+1)-10Note 4		ns
Address/status hold time from $\overline{\text{DSTB}}\uparrow$	⑤② tHDSHA	15-6, etc.		0.5tcyk-15		ns
Data output delay time from $\overline{\text{DSTB}}\uparrow$	⑤③ tDSDH	15-6, etc.		0.5tcyk-15		ns
Data delay time from address/status output	⑤④ tDAD	15-6, etc.		0.5tcyk-15		ns
Output setting time from $\overline{\text{DSTB}}\uparrow$	⑤⑤ tDLZ	15-6, etc.		0.5tcyk-15		ns

Notes 1. These specifications apply to the following delay times from the falling edge of the CLKOUT signal. ★

- (1) Address delay time
- (2) $\overline{\text{BUSLOCK}}$ delay time
- (3) Delay time of signals below immediately after release of bus hold:
A23-A0, D15-D0, $\overline{\text{M}\overline{\text{I}}\overline{\text{O}}}$, BUSST1, BUSST0, $\overline{\text{U}}\overline{\text{B}}\overline{\text{E}}$, $\overline{\text{B}}\overline{\text{C}}\overline{\text{Y}}\overline{\text{S}}\overline{\text{T}}$, $\overline{\text{D}}\overline{\text{S}}\overline{\text{T}}\overline{\text{B}}$.

2. Control 1 applies to the $\overline{\text{MWR}}$ and $\overline{\text{IOWR}}$ signals in a DMA cycle.

3. Control 2 applies to the $\overline{\text{B}}\overline{\text{U}}\overline{\text{F}}\overline{\text{E}}\overline{\text{N}}$, $\overline{\text{I}}\overline{\text{N}}\overline{\text{T}}\overline{\text{A}}\overline{\text{K}}$ and $\overline{\text{R}}\overline{\text{E}}\overline{\text{F}}\overline{\text{R}}\overline{\text{Q}}$ setups.

4. n indicates the number of wait clock cycles inserted in the bus cycle. In a co-processor cycle, 1 (=TC cycle) must be added to n.

Remarks 1. The number in the symbol column correspond to the numbers in the timing charts.

- 2. Regarding the five specifications ③② tHRD, ③④ tHRWD, ④① tHDS, ④② tHASD, and ④⑥ tHKD, at least one should be observed.

μPD70236A-16 (V_{DD} = 3.6 to 4.5 V)

(3/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	T _A = -40 to +85 °C		UNIT
				MIN.	MAX.	
Data output delay time from CLKOUT↑	56 t _{DKO}	15-6, etc.		4	40	ns
Float delay time from CLKOUT	57 t _{FK}	15-6, etc.		0	40	ns
I _{ORD} delay time from CLKOUT	58 t _{DKIR}	15-7		0	40	ns
I _{OWR} delay time from CLKOUT	59 t _{DKIW}	15-8		0	40	ns
NMI, INTP _n (n = 0 to 7), CPBUSY setup time (to CLKOUT↓)	60 t _{SK}	15-11		10		ns
NMI, INTP _n (n = 0 to 7), CPBUSY hold time (from CLKOUT↓)	61 t _{HK}	15-11		10		ns
BS ₈ /BS ₁₆ setup time (to CLKOUT↑)	62 t _{SBSK}	15-13		10		ns
BS ₈ /BS ₁₆ hold time (from CLKOUT↑)	63 t _{HBS}	15-13		10		ns
HLDRQ setup time (to CLKOUT↑)	64 t _{SHOK}	15-14		10		ns
HLDRQ hold time (from CLKOUT↑)	65 t _{HKO}	15-14		15		ns
HLD _{AK} delay time from CLKOUT↑	66 t _{DKHA}	15-14		4	40	ns
HLD _{AK} delay time from output float	67 t _{DFHA}	15-14		0.5t _{cyk} -15		ns
INTP _n (n = 0 to 7) low-level width	68 t _{PIPL}	15-17		90		ns
TCTL _n (n = 0 to 2) setup time (to CLKOUT↓)	69 t _{SGK}	15-18		55		ns
TCTL _n (n = 0 to 2) hold time (from CLKOUT↓)	70 t _{HKG}	15-18		90		ns
TCTL _n (n = 0 to 2) high-level width	71 t _{GGH}	15-18, etc.		45		ns
TCTL _n (n = 0 to 2) low-level width	72 t _{GLL}	15-18, etc.		45		ns
TOUT _n (n = 0 to 2) output delay time (from TCTL _n (n = 0 to 2)↓)	73 t _{DGTO}	15-18, etc.			100	ns
TOUT _n (n = 0 to 2) output delay time (from CLKOUT↓)	74 t _{DKTO}	15-18			70	ns
TCLK cycle	75 t _{cyk}	15-19		80	DC	ns
TCLK high-level width	76 t _{KTKH}	15-19		30		ns
TCLK low-level width	77 t _{KTKL}	15-19		35		ns
TCLK rise time	78 t _{KR}	15-19			15	ns
TCLK fall time	79 t _{KF}	15-19			15	ns
TCTL _n (n = 0 to 2) hold time (from TCLK↑)	80 t _{TKG}	15-19		60		ns
TCTL _n (n = 0 to 2) setup time (to TCLK↑)	81 t _{SGTK}	15-19		45		ns
TOUT _n (n = 0 to 2) output delay time (from TCLK↓)	82 t _{DKTKO}	15-19			120	ns
RxD setup time (to SCU internal clock↓)	83 t _{SRX}	15-20		700		ns
RxD hold time (from SCU internal clock↓)	84 t _{HRX}	15-20		700		ns
TxD delay time from TOUT ₁ ↑	85 t _{DTX}	15-20			300	ns
DMAAK _n (n = 0 to 3) delay time from CLKOUT↑	86 t _{DKHDA}	15-21		0	40	ns
MRD, I _{ORD} ↓ delay time from CLKOUT↓	87 t _{DKRL}	15-21		0	40	ns
MRD, I _{ORD} ↑ delay time from CLKOUT↓	88 t _{DKRH}	15-21		0	40	ns
DMAAK _n (n = 0 to 3)↑ delay time (from I _{ORD} ↑)	89 t _{DRHDAH}	15-21		0.5t _{cyk} -15		ns
I _{ORD} ↓, I _{OWR} ↓ delay time (from DMAAK _n (n = 0 to 3)↓)	90 t _{DDARW}	15-21		0.5t _{cyk} -15		ns

Remark The number in the symbol column correspond to the numbers in the timing charts.

μPD70236A-16 (V_{DD} = 3.6 to 4.5 V)

(4/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	T _A = -40 to +85 °C		UNIT
				MIN.	MAX.	
$\overline{\text{IORD}}\uparrow$ delay time (from $\overline{\text{MWR}}\uparrow$) $\overline{\text{MRD}}\uparrow$ delay time (from $\overline{\text{IOWR}}\uparrow$)	⑨① t _{DWHRH}	15-21		0		ns
$\overline{\text{IORD}}$, $\overline{\text{MRD}}$ low-level width	⑨② t _{TR}	15-21		t _{cyk} (n+2)-40 ^{Note 1}		ns
$\overline{\text{IOWR}}$, $\overline{\text{MWR}}$ low-level width (extended write)	⑨③ t _{WW1}	15-21	Extended write	t _{cyk} (n+2)-40 ^{Note 1}		ns
$\overline{\text{IOWR}}$, $\overline{\text{MWR}}$ low-level width (normal write)	⑨④ t _{WW2}	15-21	Normal write	t _{cyk} (n+1)-40 ^{Note 1}		ns
$\overline{\text{TC}}$ output delay time (from CLKOUT \uparrow)	⑨⑤ t _{DKTCL}	15-22		0	40	ns
$\overline{\text{TC}}$ OFF output delay time (from CLKOUT \uparrow)	⑨⑥ t _{DKTCF}	15-22		0	40	ns
$\overline{\text{TC}}$ pull-up delay time (from CLKOUT \uparrow) ^{Note 2}	⑨⑦ t _{DKTCH}	15-22	R _{TC} = 1.1 kΩ	0	2t _{cyk} -15	ns
$\overline{\text{TC}}$ low-level width	⑨⑧ t _{TCCL}	15-22		t _{cyk} (n+1)-15 ^{Note 1}		ns
$\overline{\text{END}}$ setup time (to CLKOUT \uparrow)	⑨⑨ t _{SEDK}	15-22		15		ns
$\overline{\text{END}}$ low-level width	⑩⑩ t _{EDEL}	15-22		100		ns
DMARQ _n (n = 0 to 3) setup time (to CLKOUT \uparrow)	⑩① t _{SDQK}	15-22, etc.		15		ns
$\overline{\text{DMAAK}}_n$ (n = 0 to 3) delay time from CLKOUT \downarrow	⑩② t _{DKLDA}	15-23		0	40	ns
$\overline{\text{MRD}}$ high-level width	⑩③ t _{MRMRH}	15-5		0.5t _{cyk} -10		ns
Data set time from $\overline{\text{MRD}}\uparrow$	⑩④ t _{DMRHLZ}	15-6, etc.		0.5t _{cyk} -15		ns
Data output delay time from $\overline{\text{MRD}}\uparrow$	⑩⑤ t _{DMRHD}	15-6, etc.		0.5t _{cyk} -15		ns
Cascade address delay time from CLKOUT	⑩⑥ t _{DKCA}	15-15, etc.		3	35	ns
$\overline{\text{INTAK}}$ high-level width	⑩⑦ t _{IAIAH}	15-16		2.5t _{cyk} -10		ns
PCLKOUT delay time from CLKOUT	⑩⑧ t _{DKPK}	15-1	CLKC = 00		±5	ns
$\overline{\text{IOWR}}$, $\overline{\text{MWR}}\downarrow$ delay time from $\overline{\text{MRD}}$, $\overline{\text{IORD}}\downarrow$	⑩⑨ t _{DRLWL}	15-21	Normal write	t _{cyk} -15		ns

- Notes**
1. n indicates the number of wait clock cycles inserted in the bus cycle.
 2. It is assumed that the $\overline{\text{TC}}$ pin is connected with the pull-up resistor R_{TC}.

Remark The number in the symbol column correspond to the numbers in the timing charts.

*

(2) μPD70236A-20 (V_{DD} = 3.6 to 4.5 V)

(1/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	T _A = -40 to +85 °C		UNIT
				MIN.	MAX.	
External clock input cycle	① t _{cyx}	15-1		31.25	250	ns
External clock input high-level width	② t _{xKH}	15-1		8		ns
External clock input low-level width	③ t _{xKL}	15-1		8		ns
External clock input rise time	④ t _{xKR}	15-1			7	ns
External clock input fall time	⑤ t _{xKF}	15-1			7	ns
CPU operating frequency	- f _x	-		2	16	MHz
CLKOUT output frequency	⑥ t _{cyk}	15-1		62.5	500	ns
CLKOUT high-level width	⑦ t _{KKH}	15-1		0.5t _{cyk} -10		ns
CLKOUT low-level width	⑧ t _{KKL}	15-1		0.5t _{cyk} -10		ns
CLKOUT rise time	⑨ t _{KR}	15-1	0.2V _{DD} → 0.7V _{DD}		10	ns
CLKOUT fall time	⑩ t _{KF}	15-1	0.7V _{DD} → 0.2V _{DD}		10	ns
CLKOUT delay time (from external clock)	⑪ t _{DXK}	15-1		4	30	ns
PCLKOUT output frequency	⑫ t _{cyPK}	15-1		4t _{cyx}	1000	ns
PCLKOUT high-level width	⑬ t _{PKH}	15-1		2t _{cyx} -10		ns
PCLKOUT low-level width	⑭ t _{PKL}	15-1		2t _{cyx} -10		ns
PCLKOUT output rise time	⑮ t _{PKR}	15-1	0.2V _{DD} → 0.7V _{DD}		10	ns
PCKLOUT output fall time	⑯ t _{PKF}	15-1	0.7V _{DD} → 0.2V _{DD}		10	ns
Input rise time ^{Note 1}	⑰ t _{IR}		0.7V _{DD} → 0.2V _{DD}		12	ns
Input fall time ^{Note 1}	⑱ t _{IF}		0.2V _{DD} → 0.7V _{DD}		10	ns
Output rise time ^{Note 2}	⑲ t _{OR}		0.7V _{DD} → 0.2V _{DD}		12	ns
Output fall time ^{Note 2}	⑳ t _{OF}		0.2V _{DD} → 0.7V _{DD}		10	ns
$\overline{\text{RESET}}$ setup time (to CLKOUT↓)	㉑ t _{SRSTK}	15-2		30		ns
$\overline{\text{RESET}}$ hold time (from CLKOUT↓)	㉒ t _{HKRST}	15-2		15		ns
RESOUT output delay time (from CLKOUT↓)	㉓ t _{DKRO}	15-2		0	40	ns
$\overline{\text{RESET}}$ low-level width	㉔ t _{WRSTL}	15-2		6t _{cyk}		ns
$\overline{\text{READY}}$ setup time (to CLKOUT↑)	㉕ t _{SRYK}	15-3, etc.		7		ns
$\overline{\text{READY}}$ hold time (from CLKOUT↑)	㉖ t _{HKRY}	15-3, etc.		15		ns
$\overline{\text{BCYST}}$ high-level width	㉗ t _{BCBCH}	15-5, etc.		t _{cyk} (n+1)-10 ^{Note 3}		ns
$\overline{\text{BCYST}}$ low-level width	㉘ t _{BCBCL}	15-5, etc.		t _{cyk} -10		ns
$\overline{\text{BCYST}}$ delay time from CLKOUT↓	㉙ t _{DKBC}	15-5, etc.		4	35	ns
$\overline{\text{MRD}}$ delay time from CLKOUT	㉚ t _{DKMR}	15-5, etc.		0	40	ns

Notes 1. Except external clock and $\overline{\text{RESET}}$

2. Except CLKOUT and PCLKOUT

3. n indicates the number of wait clock cycles inserted in the bus cycle. In a co-processor cycle, 1 (=TC cycle) must be added to n.

Remark The number in the symbol column correspond to the numbers in the timing charts.

μPD70236A-20 (V_{DD} = 3.6 to 4.5 V)

(2/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	T _A = -40 to +85 °C		UNIT
				MIN.	MAX.	
$\overline{\text{MRD}}\downarrow, \overline{\text{IORD}}\downarrow$ delay time from address/status output	(31) tDARL	15-5, etc.		0.5tc _{CLK} -15		ns
Data hold time (from $\overline{\text{MRD}}\uparrow$, from $\overline{\text{IORD}}\uparrow$)	(32) tHRD	15-5, etc.		0		ns
Address delay time from CLKOUT \downarrow ^{Note 1}	(33) tDKA	15-5, etc.		3	35	ns
Data hold time (from $\overline{\text{R}}\overline{\text{W}}\downarrow$)	(34) tHRWD	15-5		0		ns
Status delay time from CLKOUT \downarrow	(35) tDKST	15-5, etc.		4	35	ns
$\overline{\text{DSTB}}\downarrow$ output delay time from CLKOUT \uparrow	(36) tDKDS	15-5, etc.		5	45	ns
$\overline{\text{DSTB}}\uparrow$ output delay time from CLKOUT	(37) tDKDSH	15-5, etc.		4	40	ns
$\overline{\text{DSTB}}\downarrow$ delay time from address/status output	(38) tDADSL	15-5, etc.		0.5tc _{CLK} -15		ns
$\overline{\text{DSTB}}$ high-level width	(39) tDSDSH	15-5, etc.		0.5tc _{CLK} -10		ns
$\overline{\text{DSTB}}$ low-level width	(40) tDSDSL	15-6, etc.		tc _{CLK} (n+1)-10 ^{Note 4}		ns
Data hold time (from $\overline{\text{DSTB}}\uparrow$)	(41) tHSD	15-5, etc.		0		ns
Data hold time (from address/status change point)	(42) tHASD	15-5		0		ns
Control 1 ^{Note 2} delay time from CLKOUT	(43) tDKCT1	15-21		0	40	ns
Control 2 ^{Note 3} delay time from CLKOUT	(44) tDKCT2	15-5, etc.		0	40	ns
Data setup time (to CLKOUT \downarrow)	(45) tSDK	15-5, etc.		10		ns
Data hold time (from CLKOUT \downarrow)	(46) tHKD	15-5, etc.		10		ns
Output floating time from $\overline{\text{DSTB}}\downarrow$	(47) tDZ	15-5, etc.			0	ns
Address/status hold time from $\overline{\text{MWR}}\uparrow$	(48) tHMWHA	15-6		0.5tc _{CLK} -15		ns
$\overline{\text{MWR}}$ delay time from CLKOUT	(49) tDKMW	15-6, etc.		0	40	ns
$\overline{\text{MWR}}\downarrow, \overline{\text{IOWR}}\downarrow$ delay time from address/status output	(50) tDAWL	15-6, etc.		0.5tc _{CLK} -15		ns
$\overline{\text{MWR}}, \overline{\text{IOWR}}$ low-level width	(51) tWWL	15-6, etc.		tc _{CLK} (n+1)-10 ^{Note 4}		ns
Address/status hold time from $\overline{\text{DSTB}}\uparrow$	(52) tHDSHA	15-6, etc.		0.5tc _{CLK} -15		ns
Data output delay time from $\overline{\text{DSTB}}\uparrow$	(53) tDSDH	15-6, etc.		0.5tc _{CLK} -15		ns
Data delay time from address/status output	(54) tDAD	15-6, etc.		0.5tc _{CLK} -15		ns
Output setting time from $\overline{\text{DSTB}}\uparrow$	(55) tDLZ	15-6, etc.		0.5tc _{CLK} -15		ns

Notes 1. These specifications apply to the following delay times from the falling edge of the CLKOUT signal. ★

(1) Address delay time

(2) $\overline{\text{BUSLOCK}}$ delay time

(3) Delay time of signals below immediately after release of bus hold:

A23-A0, D15-D0, $\overline{\text{M}}\overline{\text{I}}\overline{\text{O}}$, $\overline{\text{BUSST}}1$, $\overline{\text{BUSST}}0$, $\overline{\text{UBE}}$, $\overline{\text{BCYST}}$, $\overline{\text{DSTB}}$.

2. Control 1 applies to the $\overline{\text{MWR}}$ and $\overline{\text{IOWR}}$ signals in a DMA cycle.

3. Control 2 applies to the $\overline{\text{BUFEN}}$, $\overline{\text{INTAK}}$ and $\overline{\text{REFRQ}}$ setups.

4. n indicates the number of wait clock cycles inserted in the bus cycle. In a co-processor cycle, 1 (=TC cycle) must be added to n.

Remarks 1. The number in the symbol column correspond to the numbers in the timing charts.

2. Regarding the five specifications (32) tHRD, (34) tHRWD, (41) tHSD, (42) tHASD, and (46) tHKD, at least one should be observed.

μPD70236A-20 (V_{DD} = 3.6 to 4.5 V)

(3/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	T _A = -40 to +85 °C		UNIT
				MIN.	MAX.	
Data output delay time from CLKOUT↑	⑤⑥ t _{DKD}	15-6, etc.		4	40	ns
Float delay time from CLKOUT	⑤⑦ t _{FK}	15-6, etc.		0	40	ns
$\overline{\text{IORD}}$ delay time from CLKOUT	⑤⑧ t _{DKIR}	15-7		0	40	ns
$\overline{\text{IOWR}}$ delay time from CLKOUT	⑤⑨ t _{DKIW}	15-8		0	40	ns
NMI, INTP _n (n = 0 to 7), $\overline{\text{CPBUSY}}$ setup time (to CLKOUT↓)	⑥⑩ t _{SIK}	15-11		10		ns
NMI, INTP _n (n = 0 to 7), $\overline{\text{CPBUSY}}$ hold time (from CLKOUT↓)	⑥⑪ t _{IKI}	15-11		10		ns
$\overline{\text{BSB}}/\text{BS16}$ setup time (to CLKOUT↑)	⑥⑫ t _{SBSK}	15-13		10		ns
$\overline{\text{BSB}}/\text{BS16}$ hold time (from CLKOUT↑)	⑥⑬ t _{HKBS}	15-13		10		ns
HLDRQ setup time (to CLKOUT↑)	⑥⑭ t _{SHOK}	15-14		10		ns
HLDRQ hold time (from CLKOUT↑)	⑥⑮ t _{HKHQ}	15-14		15		ns
HLD _{AK} delay time from CLKOUT↑	⑥⑯ t _{DKHA}	15-14		4	40	ns
HLD _{AK} delay time from output float	⑥⑰ t _{DFHA}	15-14		0.5t _{cyk} -15		ns
INTP _n (n = 0 to 7) low-level width	⑥⑱ t _{IPIPL}	15-17		90		ns
TCTL _n (n = 0 to 2) setup time (to CLKOUT↓)	⑥⑲ t _{SQK}	15-18		55		ns
TCTL _n (n = 0 to 2) hold time (from CLKOUT↓)	⑦① t _{HKG}	15-18		90		ns
TCTL _n (n = 0 to 2) high-level width	⑦② t _{GGH}	15-18, etc.		45		ns
TCTL _n (n = 0 to 2) low-level width	⑦③ t _{GGL}	15-18, etc.		45		ns
TOUT _n (n = 0 to 2) output delay time (from TCTL _n (n = 0 to 2)↓)	⑦④ t _{DGTO}	15-18, etc.			100	ns
TOUT _n (n = 0 to 2) output delay time (from CLKOUT↓)	⑦⑤ t _{DKTO}	15-18			70	ns
TCLK cycle	⑦⑥ t _{CYTK}	15-19		62.5	DC	ns
TCLK high-level width	⑦⑦ t _{TKTKH}	15-19		25		ns
TCLK low-level width	⑦⑧ t _{TKTKL}	15-19		30		ns
TCLK rise time	⑦⑨ t _{TKR}	15-19			15	ns
TCLK fall time	⑦⑩ t _{TKF}	15-19			15	ns
TCTL _n (n = 0 to 2) hold time (from TCLK↑)	⑧① t _{HTKG}	15-19		60		ns
TCTL _n (n = 0 to 2) setup time (to TCLK↑)	⑧② t _{SGTK}	15-19		45		ns
TOUT _n (n = 0 to 2) output delay time (from TCLK↓)	⑧③ t _{DTKTO}	15-19			120	ns
RxD setup time (to SCU internal clock↓)	⑧④ t _{SRX}	15-20		700		ns
RxD hold time (from SCU internal clock↓)	⑧⑤ t _{HRX}	15-20		700		ns
TxD delay time from TOUT1↑	⑧⑥ t _{DTX}	15-20			300	ns
DMAAK _n (n = 0 to 3) delay time from CLKOUT↑	⑧⑦ t _{DKHDA}	15-21		0	40	ns
$\overline{\text{MRD}}$, $\overline{\text{IORD}}$ ↓ delay time from CLKOUT↓	⑧⑧ t _{DKRL}	15-21		0	40	ns
$\overline{\text{MRD}}$, $\overline{\text{IORD}}$ ↑ delay time from CLKOUT↓	⑧⑨ t _{DKRH}	15-21		0	40	ns
DMAAK _n (n = 0 to 3)↑ delay time (from $\overline{\text{IORD}}$ ↑)	⑧⑩ t _{DRHDAH}	15-21		0.5t _{cyk} -15		ns
$\overline{\text{IORD}}$ ↓, $\overline{\text{IOWR}}$ ↓ delay time (from DMAAK _n (n = 0 to 3)↓)	⑧⑪ t _{DDARW}	15-21		0.5t _{cyk} -15		ns

Remark The number in the symbol column correspond to the numbers in the timing charts.

μPD70236A-20 (V_{DD} = 3.6 to 4.5 V)

(4/4)


PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	T _A = -40 to +85 °C		UNIT	
				MIN.	MAX.		
$\overline{\text{IORD}}\uparrow$ delay time (from $\overline{\text{MWR}}\uparrow$) $\overline{\text{MRD}}\uparrow$ delay time (from $\overline{\text{IOWR}}\uparrow$)	①	t _{DWHRH}	15-21	0		ns	
$\overline{\text{IORD}}$, $\overline{\text{MRD}}$ low-level width	②	t _{TR}	15-21	t _{cyk(n+2)} -40 ^{Note 1}		ns	
$\overline{\text{IOWR}}$, $\overline{\text{MWR}}$ low-level width (extended write)	③	t _{WW1}	15-21	Extended write	t _{cyk(n+2)} -40 ^{Note 1}	ns	
$\overline{\text{IOWR}}$, $\overline{\text{MWR}}$ low-level width (normal write)	④	t _{WW2}	15-21	Normal write	t _{cyk(n+1)} -40 ^{Note 1}	ns	
$\overline{\text{TC}}$ output delay time (from CLKOUT \uparrow)	⑤	t _{DKTCL}	15-22		0	40	ns
$\overline{\text{TC}}$ OFF output delay time (from CLKOUT \uparrow)	⑥	t _{DKTCF}	15-22		0	40	ns
$\overline{\text{TC}}$ pull-up delay time (from CLKOUT \uparrow) ^{Note 2}	⑦	t _{DKTCH}	15-22	R _{TC} = 1.1 kΩ	0	2t _{cyk} -15	ns
$\overline{\text{TC}}$ low-level width	⑧	t _{TCTCL}	15-22		t _{cyk(n+1)} -15 ^{Note 1}		ns
$\overline{\text{END}}$ setup time (to CLKOUT \uparrow)	⑨	t _{SEDK}	15-22		15		ns
$\overline{\text{END}}$ low-level width	⑩	t _{EDEL}	15-22		100		ns
DMARQ _n (n = 0 to 3) setup time (to CLKOUT \uparrow)	⑪	t _{SDCK}	15-22, etc.		15		ns
$\overline{\text{DMAAK}}_n$ (n = 0 to 3) delay time from CLKOUT \downarrow	⑫	t _{DKLDA}	15-23		0	40	ns
$\overline{\text{MRD}}$ high-level width	⑬	t _{MRMRH}	15-5		0.5t _{cyk} -10		ns
Data set time from $\overline{\text{MRD}}\uparrow$	⑭	t _{DMRHLZ}	15-6, etc.		0.5t _{cyk} -15		ns
Data output delay time from $\overline{\text{MRD}}\uparrow$	⑮	t _{DMRHD}	15-6, etc.		0.5t _{cyk} -15		ns
Cascade address delay time from CLKOUT	⑯	t _{DKCA}	15-15, etc.		3	35	ns
$\overline{\text{INTAK}}$ high-level width	⑰	t _{IAIAH}	15-16		2.5t _{cyk} -10		ns
PCLKOUT delay time from CLKOUT	⑱	t _{DKPK}	15-1	CLKC = 00		±5	ns
$\overline{\text{IOWR}}$, $\overline{\text{MWR}}\downarrow$ delay time from $\overline{\text{MRD}}$, $\overline{\text{IORD}}\downarrow$	⑲	t _{DRLWL}	15-21	Normal write	t _{cyk} -15		ns

- Notes**
1. n indicates the number of wait clock cycles inserted in the bus cycle.
 2. It is assumed that the $\overline{\text{TC}}$ pin is connected with the pull-up resistor R_{TC}.


Remark The number in the symbol column correspond to the numbers in the timing charts.

★


AC Test Input Waveform (Except X1)




AC Test Input Waveform (X1)



AC Test Output Test Points



Load Conditions



Caution If the load capacitance exceeds 100 pF due to the construction of the circuit, the load capacitance of this device should be reduced to 100 pF or less by insertion of a buffer, etc.

15.3 SPECIFICATIONS WHEN $V_{DD} = 2.7$ TO 3.6 V

Absolute Maximum Ratings ($T_A = 25$ °C)

PARAMETER	SYMBOL	TEST CONDITIONS	RATING	UNIT
Supply voltage	V_{DD}		-0.5 to +7.0	V
Input voltage	V_i	Except X1, $V_{DD} = 2.7$ to 3.6 V	-0.5 to $V_{DD} + 0.3$	V
Clock input voltage	V_k	X1, $V_{DD} = 2.7$ to 3.6 V	-0.5 to $V_{DD} + 1.0$	V
Output short current	I_{OS}		50	mA
Output voltage	V_o	$V_{DD} = 2.7$ to 3.6 V	-0.5 to $V_{DD} + 0.3$	V
Operating ambient temperature	T_A		-40 to +85	°C
Storage temperature	T_{stg}		-65 to +150	°C

- Cautions**
1. Do not connect output pin (or I/O pin) of IC product directly to other output pins, V_{DD} , V_{CC} or GND. Open drain output pins or open collector output pins, however, can be connected each other. Output pins having high impedance capability can be also connected each other in an external circuit designed the timing to prevent output conflict.
 2. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The parameters apply independently. The device should be operated within the limits specified under DC and AC Characteristics.

DC Characteristics (T_A = -40 to +85 °C, V_{DD} = 2.7 to 3.6 V)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input voltage, high	V _{IH}	Except $\overline{\text{RESET}}$	0.7 V _{DD}		V _{DD} +0.3	V
		$\overline{\text{RESET}}$	0.8 V _{DD}		V _{DD} +0.3	V
Input voltage, low	V _{IL}	Except $\overline{\text{RESET}}$	-0.5		0.2 V _{DD}	V
		$\overline{\text{RESET}}$	-0.5		0.2 V _{DD}	V
Clock input voltage, high	V _{KH}	X2, X1	0.8 V _{DD}		V _{DD} +0.5	V
Clock input voltage, low	V _{KL}	X2, X1	-0.5		0.14 V _{DD}	V
Output voltage, high	V _{OH}	I _{OH} = -2.5 mA	0.7 V _{DD}			V
		I _{OH} = -100 μA	V _{DD} -0.4			V
Output voltage, low	V _{OL}	I _{OL} = 2.5 mA			0.4	V
Input leak current, high	I _{LH}	V _i = V _{DD}			10	μA
Input leak current, low	I _{LL}	V _i = 0 V			-10	μA
Output leak current, high	I _{LH}	V _o = V _{DD}			10	μA
Output leak current, low	I _{LOL}	V _o = 0 V			-10	μA
High-level latch leakage current	I _{LH}	V _i = 2.5 V	0		-200	μA
Low-level latch leakage current	I _{LL}	V _i = 0.8 V	0		200	μA
Latch inversion current (L → H)	I _{LH}				200	μA
Latch inversion current (H → L)	I _{LL}				-200	μA
Supply current ^{Note}	I _{DD}	In operation (f _x = 2 to 10 MHz)		2.2f _x + 2	4f _x + 5	mA
		HALT (f _x = 2 to 10 MHz)		0.035f _x + 0.2	0.35f _x + 1.5	mA
		STOP		3.0	100	μA

*

Note Setting condition : The CPU clock is used for the TCLK0 to TCLK2 with refreshing enabled.
The units of the constants 2.2, 4, 0.035 and 0.35 are mA/MHz.


Remark The TYP. values are the reference values when T_A = 25 °C and V_{DD} = 3.0 V.

Capacitance (T_A = 25 °C, V_{DD} = 0 V)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input capacitance	C _i	f _c = 1 MHz Unmeasured pins returned to 0 V.			15	pF
Input output capacitance	C _{io}				15	pF
Output capacitance	C _o				15	pF

Recommended Oscillator Circuit


(a) Ceramic resonator connection ($T_A = -40$ to $+85$ °C, $V_{DD} = 2.8$ to 3.6 V)



MANUFACTURER	OSCILLATOR FREQUENCY f_{xx} [MHz]	PRODUCT NAME	RECOMMENDED CONSTANT		
			C1 [pF]	C2 [pF]	Rd [Ω]
Murata Mfg. Co., Ltd.	20	CSA20.00MXZ040	—	5	33

- Cautions**
1. The oscillation circuit should be located as close as possible to the X1 and X2 pins.
 2. No other signal lines should cross the shaded area.
 3. Sufficient evaluation is required for matching between the μPD70236A and the resonator.


(b) Crystal resonator connection ($T_A = -40$ to $+85$ °C, $V_{DD} = 2.7$ to 3.6 V) : Recommended conditions of oscillation with basic wave



MANUFACTURER	OSCILLATOR FREQUENCY f_{xx} [MHz]	PRODUCT NAME	RECOMMENDED CONSTANT	
			C1 [pF]	C2 [pF]
Kinseki, Ltd.	20	HC-49/U	10	10
	16		20	20

- Cautions**
1. The oscillation circuit should be located as close as possible to the X1 and X2 pins.
 2. No other signal lines should cross the shaded area.
 3. Sufficient evaluation is required for matching between the μPD70236A and the resonator.

(c) External clock Input



- Cautions**
1. The high-speed CMOS inverter should be located as close as possible to the X1 and X2 pins.
 2. Ensure that matching between the μPD70236A and the high-speed CMOS inverter is fully evaluated.

AC Characteristics (V_{DD} = 2.7 to 3.6 V, Output pin load capacitance : C_L = 100 pF)

(1) μPD70236A-16 (V_{DD} = 2.7 to 3.6 V)

(1/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	T _A = -40 to +85 °C		UNIT
				MIN.	MAX.	
External clock input cycle	① t _{cyx}	15-1		62.5	250	ns
External clock input high-level width	② t _{bKH}	15-1		20		ns
External clock input low-level width	③ t _{bKL}	15-1		20		ns
External clock input rise time	④ t _{bKR}	15-1			10	ns
External clock input fall time	⑤ t _{bKF}	15-1			10	ns
CPU operating frequency	- f _x	-		2	8	MHz
CLKOUT output frequency	⑥ t _{cyk}	15-1		125	500	ns
CLKOUT high-level width	⑦ t _{bKH}	15-1		0.5t _{cyk} -20		ns
CLKOUT low-level width	⑧ t _{bKL}	15-1		0.5t _{cyk} -20		ns
CLKOUT rise time	⑨ t _{KR}	15-1	0.2V _{DD} → 0.7V _{DD}		20	ns
CLKOUT fall time	⑩ t _{KF}	15-1	0.7V _{DD} → 0.2V _{DD}		20	ns
CLKOUT delay time (from external clock)	⑪ t _{DKX}	15-1		5	50	ns
PCLKOUT output frequency	⑫ t _{cyPK}	15-1		4t _{cyx}	1000	ns
PCLKOUT high-level width	⑬ t _{PKH}	15-1		2t _{cyx} -20		ns
PCLKOUT low-level width	⑭ t _{PKL}	15-1		2t _{cyx} -20		ns
PCLKOUT output rise time	⑮ t _{PKR}	15-1	0.2V _{DD} → 0.7V _{DD}		20	ns
PCKLOUT output fall time	⑯ t _{PKF}	15-1	0.7V _{DD} → 0.2V _{DD}		20	ns
Input rise time ^{Note 1}	⑰ t _{IR}		0.7V _{DD} → 0.2V _{DD}		15	ns
Input fall time ^{Note 1}	⑱ t _{IF}		0.2V _{DD} → 0.7V _{DD}		10	ns
Output rise time ^{Note 2}	⑲ t _{OR}		0.7V _{DD} → 0.2V _{DD}		15	ns
Output fall time ^{Note 2}	⑳ t _{OF}		0.2V _{DD} → 0.7V _{DD}		10	ns
RESET setup time (to CLKOUT↓)	㉑ t _{SRSTK}	15-2		30		ns
RESET hold time (from CLKOUT↓)	㉒ t _{HKRST}	15-2		15		ns
RESOUT output delay time (from CLKOUT↓)	㉓ t _{DKRO}	15-2		0	60	ns
RESET low-level width	㉔ t _{WRSTL}	15-2		6t _{cyx}		ns
READY setup time (to CLKOUT↑)	㉕ t _{SRYK}	15-3, etc.		10		ns
READY hold time (from CLKOUT↑)	㉖ t _{HKRY}	15-3, etc.		20		ns
BCYST high-level width	㉗ t _{BCBCH}	15-5, etc.		t _{cyk} (n+1)-15 ^{Note 3}		ns
BCYST low-level width	㉘ t _{BCBCL}	15-5, etc.		t _{cyk} -15		ns
BCYST delay time from CLKOUT↓	㉙ t _{DKBC}	15-5, etc.		5	40	ns
MRD delay time from CLKOUT	㉚ t _{DKMR}	15-5, etc.		0	60	ns

- Notes
1. Except external clock and RESET
 2. Except CLKOUT and PCLKOUT
 3. n indicates the number of wait clock cycles inserted in the bus cycle. In a co-processor cycle, 1 (=TC cycle) must be added to n.

Remark The number in the symbol column correspond to the numbers in the timing charts.

μPD70236A-16 (V_{DD} = 2.7 to 3.6 V)

(2/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	T _A = -40 to +85 °C		UNIT
				MIN.	MAX.	
$\overline{\text{MRD}}\downarrow, \overline{\text{IORD}}\downarrow$ delay time from address/status output	(31) tDARL	15-5, etc.		0.5tc _{CLK} -20		ns
Data hold time (from $\overline{\text{MRD}}\uparrow$, from $\overline{\text{IORD}}\uparrow$)	(32) tHRD	15-5, etc.		0		ns
Address delay time from CLKOUT \downarrow Note 1	(33) tDKA	15-5, etc.		4	45	ns
Data hold time (from R $\overline{\text{W}}\downarrow$)	(34) tHRWD	15-5		0		ns
Status delay time from CLKOUT \downarrow	(35) tDKST	15-5, etc.		5	45	ns
$\overline{\text{DSTB}}\downarrow$ output delay time from CLKOUT \uparrow	(36) tDKDS	15-5, etc.		5	60	ns
$\overline{\text{DSTB}}\uparrow$ output delay time from CLKOUT	(37) tDKDSH	15-5, etc.		5	50	ns
$\overline{\text{DSTB}}\downarrow$ delay time from address/status output	(38) tDADSL	15-5, etc.		0.5tc _{CLK} -20		ns
$\overline{\text{DSTB}}$ high-level width	(39) tDSDSH	15-5, etc.		0.5tc _{CLK} -15		ns
$\overline{\text{DSTB}}$ low-level width	(40) tDSDSL	15-6, etc.		tc _{CLK} (n+1)-15Note 4		ns
Data hold time (from $\overline{\text{DSTB}}\uparrow$)	(41) tHDSD	15-5, etc.		0		ns
Data hold time (from address/status change point)	(42) tHASD	15-5		0		ns
Control 1 ^{Note 2} delay time from CLKOUT	(43) tDKCT1	15-21		0	60	ns
Control 2 ^{Note 3} delay time from CLKOUT	(44) tDKCT2	15-5, etc.		0	60	ns
Data setup time (to CLKOUT \downarrow)	(45) tSDK	15-5, etc.		10		ns
Data hold time (from CLKOUT \downarrow)	(46) tHKD	15-5, etc.		10		ns
Output floating time from $\overline{\text{DSTB}}\downarrow$	(47) tDHz	15-5, etc.			0	ns
Address/status hold time from $\overline{\text{MWR}}\uparrow$	(48) tHMWHA	15-6		0.5tc _{CLK} -20		ns
$\overline{\text{MWR}}$ delay time from CLKOUT	(49) tDKMW	15-6, etc.		0	60	ns
$\overline{\text{MWR}}\downarrow, \overline{\text{IOWR}}\downarrow$ delay time from address/status output	(50) tDAWL	15-6, etc.		0.5tc _{CLK} -20		ns
$\overline{\text{MWR}}, \overline{\text{IOWR}}$ low-level width	(51) tWWL	15-6, etc.		tc _{CLK} (n+1)-15Note 4		ns
Address/status hold time from $\overline{\text{DSTB}}\uparrow$	(52) tHDSHA	15-6, etc.		0.5tc _{CLK} -20		ns
Data output delay time from $\overline{\text{DSTB}}\uparrow$	(53) tDDSHD	15-6, etc.		0.5tc _{CLK} -20		ns
Data delay time from address/status output	(54) tDAD	15-6, etc.		0.5tc _{CLK} -20		ns
Output setting time from $\overline{\text{DSTB}}\uparrow$	(55) tDLZ	15-6, etc.		0.5tc _{CLK} -20		ns

Notes 1. These specifications apply to the following delay times from the falling edge of the CLKOUT signal. *

- (1) Address delay time
- (2) $\overline{\text{BUSLOCK}}$ delay time
- (3) Delay time of signals below immediately after release of bus hold:
A23-A0, D15-D0, M/I $\overline{\text{O}}$, BUSST1, BUSST0, $\overline{\text{UBE}}$, $\overline{\text{BCYST}}$, $\overline{\text{DSTB}}$.
- 2. Control 1 applies to the $\overline{\text{MWR}}$ and $\overline{\text{IOWR}}$ signals in a DMA cycle.
- 3. Control 2 applies to the $\overline{\text{BUFEN}}$, $\overline{\text{INTAK}}$ and $\overline{\text{REFRQ}}$ setups.
- 4. n indicates the number of wait clock cycles inserted in the bus cycle. In a co-processor cycle, 1 (=TC cycle) must be added to n.

Remarks 1. The number in the symbol column correspond to the numbers in the timing charts.
2. Regarding the five specifications (32) tHRD, (34) tHRWD, (41) tHDSD, (42) tHASD, and (46) tHKD, at least one should be observed.

μPD70236A-16 (V_{DD} = 2.7 to 3.6 V)

(3/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	T _A = -40 to +85 °C		UNIT
				MIN.	MAX.	
Data output delay time from CLKOUT↑	66 tDKD	15-6, etc.		5	60	ns
Float delay time from CLKOUT	67 tFK	15-6, etc.		0	60	ns
IORD delay time from CLKOUT	68 tDKIR	15-7		0	60	ns
IOWR delay time from CLKOUT	69 tDKIW	15-8		0	60	ns
NMI, INTP _n (n = 0 to 7), CPBUSY setup time (to CLKOUT↓)	60 tSIK	15-11		10		ns
NMI, INTP _n (n = 0 to 7), CPBUSY hold time (from CLKOUT↓)	61 tHKI	15-11		5		ns
BSB/BS16 setup time (to CLKOUT↑)	62 tSSK	15-13		5		ns
BSB/BS16 hold time (from CLKOUT↑)	63 tHKBS	15-13		5		ns
HLDRQ setup time (to CLKOUT↑)	64 tSHQK	15-14		5		ns
HLDRQ hold time (from CLKOUT↑)	65 tHKHQ	15-14		20		ns
HLDK delay time from CLKOUT↑	66 tDKHA	15-14		5	45	ns
HLDK delay time from output float	67 tDFHA	15-14		0.5tcyk-20		ns
INTP _n (n = 0 to 7) low-level width	68 tIPL	15-17		100		ns
TCTL _n (n = 0 to 2) setup time (to CLKOUT↓)	69 tSGK	15-18		100		ns
TCTL _n (n = 0 to 2) hold time (from CLKOUT↓)	70 tHKG	15-18		100		ns
TCTL _n (n = 0 to 2) high-level width	71 tGGH	15-18, etc.		50		ns
TCTL _n (n = 0 to 2) low-level width	72 tGGL	15-18, etc.		50		ns
TOUT _n (n = 0 to 2) output delay time (from TCTL _n (n = 0 to 2)↓)	73 tDGT	15-18, etc.			120	ns
TOUT _n (n = 0 to 2) output delay time (from CLKOUT↓)	74 tDKTO	15-18			100	ns
TCLK cycle	75 tCYK	15-19		125	DC	ns
TCLK high-level width	76 tTKKH	15-19		30		ns
TCLK low-level width	77 tTKKL	15-19		45		ns
TCLK rise time	78 tTKR	15-19			15	ns
TCLK fall time	79 tTKF	15-19			15	ns
TCTL _n (n = 0 to 2) hold time (from TCLK↑)	80 tHTKG	15-19		100		ns
TCTL _n (n = 0 to 2) setup time (to TCLK↑)	81 tSGTK	15-19		50		ns
TOUT _n (n = 0 to 2) output delay time (from TCLK↓)	82 tDTKTO	15-19			150	ns
RxD setup time (to SCU internal clock↓)	83 tSRX	15-20		100		ns
RxD hold time (from SCU internal clock↓)	84 tHRX	15-20		100		ns
TxD delay time from TOUT1↑	85 tDTX	15-20			500	ns
DMAAK _n (n = 0 to 3) delay time from CLKOUT↑	86 tDKHDA	15-21		0	60	ns
MRD, IORD↓ delay time from CLKOUT↓	87 tDKRL	15-21		0	60	ns
MRD, IORD↑ delay time from CLKOUT↓	88 tDKRH	15-21		0	60	ns
DMAAK _n (n = 0 to 3)↑ delay time (from IORD↑)	89 tDRHDAH	15-21		0.5tcyk-20		ns
IORD↓, IOWR↓ delay time (from DMAAK _n (n = 0 to 3)↓)	90 tDDARW	15-21		0.5tcyk-20		ns

Remark The number in the symbol column correspond to the numbers in the timing charts.

μPD70236A-16 (V_{DD} = 2.7 to 3.6 V)

(4/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	T _A = -40 to +85 °C		UNIT
				MIN.	MAX.	
$\overline{\text{IORD}}\uparrow$ delay time (from $\overline{\text{MWR}}\uparrow$)	⑨1	t _{DWHRH}	15-21		0	ns
$\overline{\text{MRD}}\uparrow$ delay time (from $\overline{\text{IOWR}}\uparrow$)						
$\overline{\text{IORD}}$, $\overline{\text{MRD}}$ low-level width	⑨2	t _{TRR}	15-21		t _{cyk(n+2)} -60 ^{Note 1}	ns
$\overline{\text{IOWR}}$, $\overline{\text{MWR}}$ low-level width (extended write)	⑨3	t _{WW1}	15-21	Extended write	t _{cyk(n+2)} -60 ^{Note 1}	ns
$\overline{\text{IOWR}}$, $\overline{\text{MWR}}$ low-level width (normal write)	⑨4	t _{WW2}	15-21	Normal write	t _{cyk(n+1)} -60 ^{Note 1}	ns
$\overline{\text{TC}}$ output delay time (from CLKOUT \uparrow)	⑨5	t _{DKTCL}	15-22		0	60
$\overline{\text{TC}}$ OFF output delay time (from CLKOUT \uparrow)	⑨6	t _{DKTCF}	15-22		0	60
$\overline{\text{TC}}$ pull-up delay time (from CLKOUT \uparrow) ^{Note 2}	⑨7	t _{DKTCH}	15-22	R _{TC} = 2.2 kΩ	0	2t _{cyk} -20
$\overline{\text{TC}}$ low-level width	⑨8	t _{TCTCL}	15-22		t _{cyk(n+1)} -25 ^{Note 1}	ns
$\overline{\text{END}}$ setup time (to CLKOUT \uparrow)	⑨9	t _{SEDK}	15-22		20	ns
$\overline{\text{END}}$ low-level width	100	t _{EDEL}	15-22		100	ns
$\overline{\text{DMARQ}}_n$ (n = 0 to 3) setup time (to CLKOUT \uparrow)	101	t _{SDQK}	15-22, etc.		20	ns
$\overline{\text{DMAAK}}_n$ (n = 0 to 3) delay time from CLKOUT \downarrow	102	t _{KLDA}	15-23		0	60
$\overline{\text{MRD}}$ high-level width	103	t _{MRMRH}	15-5		0.5t _{cyk} -15	ns
Data set time from $\overline{\text{MRD}}\uparrow$	104	t _{MRHLZ}	15-6, etc.		0.5t _{cyk} -20	ns
Data output delay time from $\overline{\text{MRD}}\uparrow$	105	t _{MRHD}	15-6, etc.		0.5t _{cyk} -20	ns
Cascade address delay time from CLKOUT	106	t _{DKCA}	15-15, etc.		4	45
$\overline{\text{INTAK}}$ high-level width	107	t _{IAIAH}	15-16		2.5t _{cyk} -15	ns
PCLKOUT delay time from CLKOUT	108	t _{DKPK}	15-1	CLKC = 00		±5
$\overline{\text{IOWR}}$, $\overline{\text{MWR}}\downarrow$ delay time from $\overline{\text{MRD}}$, $\overline{\text{IORD}}\downarrow$	109	t _{DRLWL}	15-21	Normal write	t _{cyk} -20	ns

- Notes**
1. n indicates the number of wait clock cycles inserted in the bus cycle.
 2. It is assumed that the $\overline{\text{TC}}$ pin is connected with the pull-up resistor R_{TC}.

Remark The number in the symbol column correspond to the numbers in the timing charts.

*

(2) μPD70236A-20 (V_{DD} = 2.7 to 3.6 V)

(1/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	T _A = -40 to +85 °C		UNIT
				MIN.	MAX.	
External clock input cycle	① t _{cyx}	15-1		50	250	ns
External clock input high-level width	② t _{xKH}	15-1		15		ns
External clock input low-level width	③ t _{xKL}	15-1		15		ns
External clock input rise time	④ t _{xKR}	15-1			10	ns
External clock input fall time	⑤ t _{xKF}	15-1			10	ns
CPU operating frequency	- f _x	-		2	10	MHz
CLKOUT output frequency	⑥ t _{cyk}	15-1		100	500	ns
CLKOUT high-level width	⑦ t _{xKH}	15-1		0.5t _{cyk} -20		ns
CLKOUT low-level width	⑧ t _{xKL}	15-1		0.5t _{cyk} -20		ns
CLKOUT rise time	⑨ t _{xR}	15-1	0.2V _{DD} → 0.7V _{DD}		20	ns
CLKOUT fall time	⑩ t _{xF}	15-1	0.7V _{DD} → 0.2V _{DD}		20	ns
CLKOUT delay time (from external clock)	⑪ t _{DXK}	15-1		5	50	ns
PCLKOUT output frequency	⑫ t _{cyPK}	15-1		4t _{cyx}	1000	ns
PCLKOUT high-level width	⑬ t _{PKH}	15-1		2t _{cyx} -20		ns
PCLKOUT low-level width	⑭ t _{PKL}	15-1		2t _{cyx} -20		ns
PCLKOUT output rise time	⑮ t _{PKR}	15-1	0.2V _{DD} → 0.7V _{DD}		20	ns
PCKLOUT output fall time	⑯ t _{PKF}	15-1	0.7V _{DD} → 0.2V _{DD}		20	ns
Input rise time ^{Note 1}	⑰ t _{IR}		0.7V _{DD} → 0.2V _{DD}		15	ns
Input fall time ^{Note 1}	⑱ t _{IF}		0.2V _{DD} → 0.7V _{DD}		10	ns
Output rise time ^{Note 2}	⑲ t _{OR}		0.7V _{DD} → 0.2V _{DD}		15	ns
Output fall time ^{Note 2}	⑳ t _{OF}		0.2V _{DD} → 0.7V _{DD}		10	ns
RESET setup time (to CLKOUT↓)	㉑ t _{SRSTK}	15-2		30		ns
RESET hold time (from CLKOUT↓)	㉒ t _{HKRST}	15-2		15		ns
RESOUT output delay time (from CLKOUT↓)	㉓ t _{DKRO}	15-2		0	60	ns
RESET low-level width	㉔ t _{WRSTL}	15-2		6t _{cyk}		ns
READY setup time (to CLKOUT↑)	㉕ t _{SRYK}	15-3, etc.		10		ns
READY hold time (from CLKOUT↑)	㉖ t _{HKRY}	15-3, etc.		20		ns
BCYST high-level width	㉗ t _{BCBCH}	15-5, etc.		t _{cyk} (n+1)-15 ^{Note 3}		ns
BCYST low-level width	㉘ t _{BCBCL}	15-5, etc.		t _{cyk} -15		ns
BCYST delay time from CLKOUT↓	㉙ t _{DKBC}	15-5, etc.		5	40	ns
MRD delay time from CLKOUT	㉚ t _{DKMR}	15-5, etc.		0	60	ns

- Notes**
1. Except external clock and $\overline{\text{RESET}}$
 2. Except CLKOUT and PCLKOUT
 3. n indicates the number of wait clock cycles inserted in the bus cycle. In a co-processor cycle, 1 (=TC cycle) must be added to n.

Remark The number in the symbol column correspond to the numbers in the timing charts.

μPD70236A-20 (V_{DD} = 2.7 to 3.6 V)

(2/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	T _A = -40 to +85 °C		UNIT
				MIN.	MAX.	
$\overline{\text{MRD}}\downarrow, \overline{\text{IORD}}\downarrow$ delay time from address/status output	(31) tDARL	15-5, etc.		0.5tcyk-20		ns
Data hold time (from $\overline{\text{MRD}}\uparrow$, from $\overline{\text{IORD}}\uparrow$)	(32) tHRD	15-5, etc.		0		ns
Address delay time from CLKOUT \downarrow Note 1	(33) tDKA	15-5, etc.		4	45	ns
Data hold time (from R $\overline{\text{W}}\downarrow$)	(34) tHRWD	15-5		0		ns
Status delay time from CLKOUT \downarrow	(35) tDKST	15-5, etc.		5	45	ns
$\overline{\text{DSTB}}\downarrow$ output delay time from CLKOUT \uparrow	(36) tDKDS	15-5, etc.		5	60	ns
$\overline{\text{DSTB}}\uparrow$ output delay time from CLKOUT	(37) tDKDSH	15-5, etc.		5	50	ns
$\overline{\text{DSTB}}\downarrow$ delay time from address/status output	(38) tDADSL	15-5, etc.		0.5tcyk-20		ns
$\overline{\text{DSTB}}$ high-level width	(39) tDSOSH	15-5, etc.		0.5tcyk-15		ns
$\overline{\text{DSTB}}$ low-level width	(40) tDSDSL	15-6, etc.		tcyk(n+1)-15Note 4		ns
Data hold time (from $\overline{\text{DSTB}}\uparrow$)	(41) tHSD	15-5, etc.		0		ns
Data hold time (from address/status change point)	(42) tHASD	15-5		0		ns
Control 1Note 2 delay time from CLKOUT	(43) tDKCT1	15-21		0	60	ns
Control 2Note 3 delay time from CLKOUT	(44) tDKCT2	15-5, etc.		0	60	ns
Data setup time (to CLKOUT \downarrow)	(45) tSDK	15-5, etc.		10		ns
Data hold time (from CLKOUT \downarrow)	(46) tHKD	15-5, etc.		10		ns
Output floating time from $\overline{\text{DSTB}}\downarrow$	(47) tHZ	15-5, etc.			0	ns
Address/status hold time from $\overline{\text{MWR}}\uparrow$	(48) tHMWA	15-6		0.5tcyk-20		ns
$\overline{\text{MWR}}$ delay time from CLKOUT	(49) tDKMW	15-6, etc.		0	60	ns
$\overline{\text{MWR}}\downarrow, \overline{\text{IOWR}}\downarrow$ delay time from address/status output	(50) tDAWL	15-6, etc.		0.5tcyk-20		ns
$\overline{\text{MWR}}, \overline{\text{IOWR}}$ low-level width	(51) tWWL	15-6, etc.		tcyk(n+1)-15Note 4		ns
Address/status hold time from $\overline{\text{DSTB}}\uparrow$	(52) tHSHA	15-6, etc.		0.5tcyk-20		ns
Data output delay time from $\overline{\text{DSTB}}\uparrow$	(53) tDSDH	15-6, etc.		0.5tcyk-20		ns
Data delay time from address/status output	(54) tDAD	15-6, etc.		0.5tcyk-20		ns
Output setting time from $\overline{\text{DSTB}}\uparrow$	(55) tDLZ	15-6, etc.		0.5tcyk-20		ns

- ★ **Notes**
- These specifications apply to the following delay times from the falling edge of the CLKOUT signal.
 - Address delay time
 - BUSLOCK delay time
 - Delay time of signals below immediately after release of bus hold:
A23-A0, D15-D0, M/I $\overline{\text{O}}$, BUSST1, BUSST0, UBE, BCYST, DSTB.
 - Control 1 applies to the $\overline{\text{MWR}}$ and $\overline{\text{IOWR}}$ signals in a DMA cycle.
 - Control 2 applies to the $\overline{\text{BUFEN}}$, $\overline{\text{INTAK}}$ and $\overline{\text{REFRQ}}$ setups.
 - n indicates the number of wait clock cycles inserted in the bus cycle. In a co-processor cycle, 1 (=TC cycle) must be added to n.

- Remarks**
- The number in the symbol column correspond to the numbers in the timing charts.
 - Regarding the five specifications (32) tHRD, (34) tHRWD, (41) tHSD, (42) tHASD and (46) tHKD, at least one should be observed.

μPD70236A-20 (V_{DD} = 2.7 to 3.6 V)

(3/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	T _A = -40 to +85 °C		UNIT
				MIN.	MAX.	
Data output delay time from CLKOUT↑	⑤⑥ tDKD	15-6, etc.		5	60	ns
Float delay time from CLKOUT	⑤⑦ tFK	15-6, etc.		0	60	ns
$\overline{\text{IORD}}$ delay time from CLKOUT	⑤⑧ tDKIR	15-7		0	60	ns
$\overline{\text{IOWR}}$ delay time from CLKOUT	⑤⑨ tDKIW	15-8		0	60	ns
NMI, INTP _n (n = 0 to 7), CPBUSY setup time (to CLKOUT↓)	⑥⑩ tSIK	15-11		10		ns
NMI, INTP _n (n = 0 to 7), CPBUSY hold time (from CLKOUT↓)	⑥⑪ tHKI	15-11		15		ns
$\overline{\text{BS8}}/\text{BS16}$ setup time (to CLKOUT↑)	⑥⑫ tSSK	15-13		15		ns
$\overline{\text{BS8}}/\text{BS16}$ hold time (from CLKOUT↑)	⑥⑬ tHKBS	15-13		15		ns
HLDRQ setup time (to CLKOUT↑)	⑥⑭ tSHQK	15-14		15		ns
HLDRQ hold time (from CLKOUT↑)	⑥⑮ tHKHQ	15-14		20		ns
HLDK delay time from CLKOUT↑	⑥⑯ tDKHA	15-14		5	45	ns
HLDK delay time from output float	⑥⑰ tDFHA	15-14		0.5tc _{CLK} -20		ns
INTP _n (n = 0 to 7) low-level width	⑥⑱ tIPL	15-17		100		ns
TCTL _n (n = 0 to 2) setup time (to CLKOUT↓)	⑥⑲ tSGK	15-18		100		ns
TCTL _n (n = 0 to 2) hold time (from CLKOUT↓)	⑦① tHKG	15-18		100		ns
TCTL _n (n = 0 to 2) high-level width	⑦② tGGH	15-18, etc.		50		ns
TCTL _n (n = 0 to 2) low-level width	⑦③ tGGL	15-18, etc.		50		ns
TOUT _n (n = 0 to 2) output delay time (from TCTL _n (n = 0 to 2)↓)	⑦④ tGTO	15-18, etc.			120	ns
TOUT _n (n = 0 to 2) output delay time (from CLKOUT↓)	⑦⑤ tDKTO	15-18			100	ns
TCLK cycle	⑦⑥ tCYK	15-19		100	DC	ns
TCLK high-level width	⑦⑦ tTKKH	15-19		30		ns
TCLK low-level width	⑦⑧ tTKKL	15-19		45		ns
TCLK rise time	⑦⑨ tTKR	15-19			15	ns
TCLK fall time	⑦⑩ tTKF	15-19			15	ns
TCTL _n (n = 0 to 2) hold time (from TCLK↑)	⑦⑪ tHTKG	15-19		100		ns
TCTL _n (n = 0 to 2) setup time (to TCLK↑)	⑦⑫ tSGTK	15-19		50		ns
TOUT _n (n = 0 to 2) output delay time (from TCLK↓)	⑦⑬ tDTKTO	15-19			150	ns
RxD setup time (to SCU internal clock↓)	⑦⑭ tSRX	15-20		1000		ns
RxD hold time (from SCU internal clock↓)	⑦⑮ tHRX	15-20		1000		ns
TxD delay time from TOUT1↑	⑦⑯ tDTX	15-20			500	ns
$\overline{\text{DMAAK}}_n$ (n = 0 to 3) delay time from CLKOUT↑	⑦⑰ tDKHDA	15-21		0	60	ns
$\overline{\text{MRD}}$, $\overline{\text{IORD}}\downarrow$ delay time from CLKOUT↓	⑦⑱ tDKRL	15-21		0	60	ns
$\overline{\text{MRD}}$, $\overline{\text{IORD}}\uparrow$ delay time from CLKOUT↓	⑦⑲ tDKRH	15-21		0	60	ns
$\overline{\text{DMAAK}}_n$ (n = 0 to 3)↑ delay time (from $\overline{\text{IORD}}\uparrow$)	⑦⑳ tDRHDAH	15-21		0.5tc _{CLK} -20		ns
$\overline{\text{IORD}}\downarrow$, $\overline{\text{IOWR}}\downarrow$ delay time (from $\overline{\text{DMAAK}}_n$ (n = 0 to 3)↓)	⑧① tDDARW	15-21		0.5tc _{CLK} -20		ns

Remark The number in the symbol column correspond to the numbers in the timing charts.

μPD70236A-20 (V_{DD} = 2.7 to 3.6 V)

(4/4)


PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	T _A = -40 to +85 °C		UNIT
				MIN.	MAX.	
$\overline{\text{IORD}}\uparrow$ delay time (from $\overline{\text{MWR}}\uparrow$) $\overline{\text{MRD}}\uparrow$ delay time (from $\overline{\text{IOWR}}\uparrow$)	⑨1 t _{DWHRH}	15-21		0		ns
$\overline{\text{IORD}}$, $\overline{\text{MRD}}$ low-level width	⑨2 t _{TR}	15-21		t _{cyk(n+2)} -60 ^{Note 1}		ns
$\overline{\text{IOWR}}$, $\overline{\text{MWR}}$ low-level width (extended write)	⑨3 t _{WW1}	15-21	Extended write	t _{cyk(n+2)} -60 ^{Note 1}		ns
$\overline{\text{IOWR}}$, $\overline{\text{MWR}}$ low-level width (normal write)	⑨4 t _{WW2}	15-21	Normal write	t _{cyk(n+1)} -60 ^{Note 1}		ns
$\overline{\text{TC}}$ output delay time (from CLKOUT↑)	⑨5 t _{DKTCL}	15-22		0	60	ns
$\overline{\text{TC}}$ OFF output delay time (from CLKOUT↑)	⑨6 t _{DKTCF}	15-22		0	60	ns
$\overline{\text{TC}}$ pull-up delay time (from CLKOUT↑) ^{Note 2}	⑨7 t _{DKTCH}	15-22	R _{TC} = 2.2 kΩ	0	2t _{cyk} -20	ns
$\overline{\text{TC}}$ low-level width	⑨8 t _{TCTCL}	15-22		t _{cyk(n+1)} -25 ^{Note 1}		ns
$\overline{\text{END}}$ setup time (to CLKOUT↑)	⑨9 t _{SEDK}	15-22		20		ns
$\overline{\text{END}}$ low-level width	⑩0 t _{EDEL}	15-22		100		ns
DMARQ _n (n = 0 to 3) setup time (to CLKOUT↑)	⑩1 t _{SDOK}	15-22, etc.		20		ns
DMAAK _n (n = 0 to 3) delay time from CLKOUT↓	⑩2 t _{DKLDA}	15-23		0	60	ns
$\overline{\text{MRD}}$ high-level width	⑩3 t _{MRMRH}	15-5		0.5t _{cyk} -15		ns
Data set time from $\overline{\text{MRD}}\uparrow$	⑩4 t _{DMRHLZ}	15-6, etc.		0.5t _{cyk} -20		ns
Data output delay time from $\overline{\text{MRD}}\uparrow$	⑩5 t _{DMRHD}	15-6, etc.		0.5t _{cyk} -20		ns
Cascade address delay time from CLKOUT	⑩6 t _{DKCA}	15-15, etc.		4	45	ns
$\overline{\text{INTAK}}$ high-level width	⑩7 t _{IAIAH}	15-16		2.5t _{cyk} -15		ns
PCLKOUT delay time from CLKOUT	⑩8 t _{DKPK}	15-1	CLKC = 00		±5	ns
$\overline{\text{IOWR}}$, $\overline{\text{MWR}}\downarrow$ delay time from $\overline{\text{MRD}}$, $\overline{\text{IORD}}\downarrow$	⑩9 t _{DRLWL}	15-21	Normal write	t _{cyk} -20		ns

- Notes**
1. n indicates the number of wait clock cycles inserted in the bus cycle.
 2. It is assumed that the $\overline{\text{TC}}$ pin is connected with the pull-up resistor R_{TC}.


Remark The number in the symbol column correspond to the numbers in the timing charts.

*


AC Test Input Waveform (Except X1)




AC Test Input Waveform (X1)



AC Test Output Test Points



Load Conditions




Caution If the load capacitance exceeds 100 pF due to the construction of the circuit, the load capacitance of this device should be reduced to 100 pF or less by insertion of a buffer, etc.

15.4 RELATIVE SPECIFICATIONS

*

When two signals change with a phase difference of $0.5n$ ($n = 1, 2, 3, \dots$) in relation to CLKOUT as signal A and signal B in the figure below, the minimum value of the relative specifications (delay time from signal A ↑ to signal B ↑) of the two signals is as shown below.



- Remark t_{DKA} : Delay time from CLKOUT ↓ to signal A ↑
- t_{DKB} : Delay time from CLKOUT ↑ to signal B ↑
- t_{DAHBH} : Delay time from signal A ↑ to signal B ↑

Table 15-1 V53A Relative Specifications

Symbol	Power supply voltage (V_{DD})	μPD70236A-10	μPD70236A-12	μPD70236A-16	μPD70236A-20	Unit
t_{DAHBH} (MIN.)	5 V ± 10 %	$0.5n \times t_{CYK} - 15$	$0.5n \times t_{CYK} - 15$	$0.5n \times t_{CYK} - 15$	$0.5n \times t_{CYK} - 12$	ns
	3.6 to 4.5 V	—	—	$0.5n \times t_{CYK} - 15$	$0.5n \times t_{CYK} - 15$	ns
	2.7 to 3.6 V	—	—	$0.5n \times t_{CYK} - 20$	$0.5n \times t_{CYK} - 20$	ns

15.5 TIMING CHART

The timing chart of the μPD70236A is described below.

On this timing chart, it is assumed that the WCU programmable wait is 0.

Fig. 15-1 Clock Timing





Fig. 15-2 Reset Timing



Remark $\overline{\text{RESET}}$ can be input asynchronously with respect to CLKOUT.

Fig. 15-3 CPU Ready Timing (No Wait)




Fig. 15-4 CPU Ready Timing (1 Wait)






Fig. 15-5 Basic Read Cycle (No Wait)




Note $\overline{R\overline{W}}$, $M/\overline{I\overline{O}}$, $BUSST2$, $BUSST1$, $BUSST0$, $\overline{UB\overline{E}}$, AEX (all output)

Fig. 15-6 Basic Write Cycle (No Wait)




Note R/W, M/I \bar{O} , BUSST2, BUSST1, BUSST0, \bar{UBE} , AEX (all output)

Fig. 15-7 External I/O Read Cycle (No Wait)




Note $R\overline{W}$, M/\overline{IO} , $BUSST2$, $BUSST1$, $BUSST0$, \overline{UBE} , AEX (all output)

Fig. 15-8 External I/O Write Cycle (No Wait)




Note R/\overline{W} , M/\overline{IO} , $BUSST2$, $BUSST1$, $BUSST0$, \overline{UBE} , AEX (all output)

Fig. 15-9 Internal I/O Read Cycle




Note $\overline{R/W}$, $\overline{M/I/O}$, BUSST2, BUSST1, BUSST0, \overline{UBE} , AEX (all output)

Fig. 15-10 Internal I/O Write Cycle



Note $R\overline{W}$, $M\overline{IO}$, BUSST2, BUSST1, BUSST0, \overline{UBE} , AEX (all output)
 Remark A dashed line indicates high impedance.

Fig. 15-11 Input Setup & Input Hold Times



Remark $\overline{\text{NMI}}$, INTP0 to INTP7 , and $\overline{\text{CPBUSY}}$ can be input asynchronously with respect to CLKOUT.

Fig. 15-12 Bus Lock






Fig. 15-13 Bus Sizing Cycle (No Wait)



Note $\overline{R\overline{W}}$, $\overline{M/\overline{IO}}$, $\overline{BUSST2}$, $\overline{BUSST1}$, $\overline{BUSST0}$, $\overline{UB\overline{E}}$, \overline{AEX} (all output)


*

Fig. 15-14 Bus Hold




Note $\overline{R/\overline{W}}$, $\overline{M/\overline{I/O}}$, BUSST2, BUSST1, BUSST0, $\overline{UB\overline{E}}$ (all output)

Fig. 15-15 Interrupt Acknowledge (Single Mode)



Note $\overline{R/W}$, $\overline{M/\overline{IO}}$, $\overline{BUSST2}$, $\overline{BUSST1}$, $\overline{BUSST0}$, \overline{UBE} , \overline{AEX} (all output)
 Remark \overline{DSTB} is inactive.

Fig. 15-16 Interrupt Acknowledge (Cascade Mode)



Note R/W, M/I \bar{O} , BUSST0, BUSST1, BUSST2, BUSST3, $\bar{U}B\bar{E}$, AEX (all output)

Fig. 15-17 ICU Timing




Fig. 15-18 TCU Timing (1)




Fig. 15-19 TCU Timing (2)




Fig. 15-20 SCU Timing





Fig. 15-21 DMAU Timing (1)




Notes 1. $\overline{R/\overline{W}}$, $M/\overline{I/O}$, $BUSST2$ to $BUSST0$, $\overline{UB\overline{E}}$ (all output)


2. In extended write mode, a low-level signal is output.

Remark \overline{DSTB} and \overline{BUFEN} are inactive.

Fig. 15-22 DMAU Timing (2)




Note Presupposes that the \overline{TC} pin is pulled up by resistor R_{TC}.



Remark DMARQ_n (n = 0 to 3) can be input asynchronously with respect to CLKOUT.

Fig. 15-23 DMAU Timing (3) (Cascade Mode)

(a) Normal Operation



Note A23 to A0, \overline{UBE} , \overline{MRD} , \overline{MWR} , \overline{IORD} , \overline{IOWR} , \overline{BUFEN} , \overline{BCYST} , \overline{DSTB}

(b) With Refresh Cycle Inserted






Fig. 15-24 Refresh Timing




Note $\overline{R\overline{W}}$, $\overline{M\overline{I\overline{O}}}$, $\overline{BUSST2}$, $\overline{BUSST1}$, $\overline{BUSST0}$, \overline{UBE} , \overline{AEX} (all output)
Remark \overline{DSTB} and \overline{BUFEN} are inactive.

Fig. 15-25 Coprocessor Memory Read Cycle (No Wait)



Note R/W, M/iO, BUSST2, BUSST1, BUSST0, UB̄E, AEX (all output)

Fig. 15-26 Coprocessor Memory Write Cycle (No Wait)



Note $\overline{R/W}$, $\overline{M/I/O}$, BUSST2, BUSST1, BUSST0, \overline{UBE} , AEX (all output)