

DESCRIPTION:

The DPE256Q8 is a high-performance Electrically Erasable and Programmable Read Only Memory (EEPROM) module and is organized as 256K X 8.

The module is built with eight low-power CMOS 32K X 8 EEPROMs. The eight chip enables are used for individual Byte selection..

The DPE256Q8 contains a 64-Byte page register to allow writing of up to 64 Bytes simultaneously. During a write cycle, the address and 1 to 64 Bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a write cycle, the module will automatically write the latched data using an internal control timer. The end of a write cycle can be detected by DATA Polling of the most significant data bit (I/O7). Once the end of a write cycle has been detected, a new access for a read or write can begin.

The DPE256Q8 is offered in a 42-pin Cer Quad Package which allows two megabits of memory to be placed in less than 1.6 square inches of board space.


FEATURES:


- Fast Access Times: 70, 90, 120, 150, 200, 250ns
- Automatic Page Write Operation Internal Address and Data Latches Internal Control Timer
- Fast Write Cycle Times


Page Write Cycle Time: 10ms maximum
1 to 64 Byte Page Write Operation

- DATA Polling for END of Write Detection
- High Reliability CMOS Technology Endurance: 10⁴ Cycles Data Retention: 10 years
- Single +5V Power Supply, ±10% Tolerance
- CMOS and TTL Compatible Inputs and Outputs
- Available with All Semiconductor Components used in the Construction of the Module Compliant to MIL-STD-883; Class B
- 42-Pin, Cer Quad Package for Maximum Space Savings
- Module Weight is 16 Grams

PIN NAMES				
A0 - A14	Address Inputs			
1/00 - 1/07	Data In/Out			
CEO - CE7	Chip Enables			
WE	Write Enable			
OE .	Output Enable			
V _{DD0} - V _{DD3}	Power (+5V)			
Vss	Ground			
N.C.	No Connect			







RECOMMENDED OPERATING RANGE ¹									
Symbol Characteristic Min. Typ. Max.									
V_{DD}	Supply Voltage	4.5	5.0	5.5	٧				
ViH	Input HIGH Voltage	2.2		V _{DD} +0.3	V				
ViL	Input LOW Voltage	-0.1 ²		0.8	٧				

ABSOLUTE MAXIMUM RATINGS ³						
Symbol Parameter Value Un						
Tstc	Storage Temperature	-65 to + 150	°C			
TBIAS	Temperature Under Bias	-55 to + 125	°C			
V _{DD}	Supply Voltage ¹	-0.3 to + 6.25	V			
V _{I/O}	Input/Output Voltage ¹	-0.3 ² to +6.25	V			

AC TEST CONDITIONS				
Input Pulse Levels	0V to 3.0V			
Input Pulse Rise and Fall Times	5ns*			
Input and Output Timing Reference Levels	1.5V			

^{*} Transition between 0.8V and 2.2V.


1			OUTPUT LOAD
1	Float	CL	Parameters Measured
	1	100 pF	except tor
	2	5 pF	tor

TRUTH TABLE									
Mode CE OE WE I/O PI									
Standby	Н	Х	Х	HIGH-Z					
Read	L	L	Н	Dout					
Write	L	Н	L	Din					
Write Inhibit	Х	L	X	HIGH-Z					
Write Inhibit	Х	Х	Н	HIGH-Z					

L = LOW	H = HIGH	X = Don't Care

C/	CAPACITANCE 4: T _A = 25°C, F = 1.0MHz						
Symbol	Parameter	Unit	Condition				
CCE	Chip Enable	35	pF				
CADR	Address Input	120					
CWE	Write Enable	120		V _{IN} = 0V			
COE	Output Enable	120					
C _{I/O}	Data Input/Output	120					

Figure 1. Output Load "Including Probe and Jig Capacitance.




DC OPERATING CHARACTERISTICS: Over the operating ranges.								
Symbol		T 40 100	LI					
	Characteristics	Test Conditions	Min.	Max.	Unit			
lcc	Operating Supply Current	$\overline{CE} = \overline{OE} = V_{IL}$, all I/O = 0mA, f = t _{RC} Min.		100	mA			
I _{SB1}	V _{DD} Current Standby (TTL)	CE = V _{IH}		24	mA			
I _{SB2}	V _{DD} Current Standby (CMOS)	CE = V _{DD} -0.3Vdc		3.0	mΑ			
lıL	Input Leakage Current	V _{IN} = V _{DD} Max.	-40	40	μΑ			
lol	Output Leakage Current	Vout = VDD Max.	-40	40	μA			
VIL	Input Voltage Low		-0.1	0.8	V			
ViH	Input Voltage High		2.0	V _{DD} +0.3	V			
Vol	Output Voltage Low	lout = 2.1mA		0.45	V			
Vон	Output Voltage High	lout = -400μA	2.4		V			


	AC OPERATING CONDITIONS AND CHARACTERISTICS - READ CYCLE: Over operating ranges 6,7										
No.	Symbol	Parameter		-70		00	-120		-150		Unit
140.	37111001		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Omi
1	tacc	Address to Output Valid		70		90		120		150	ns
2	tce	Chip Enable to Output Valid		70		90		120		150	ns
3	toe	Output Enable to Output Valid		35		45		50		70	ns
4	tDF	Chip Enable or Output Enable to Output Float 4		35		45		50		55	ns
5	tон	Output Hold from Chip Enable, Output Enable, or Address, Whichever Occurs First	0		0		0		0		ns


	AC OPERATING CONDITIONS AND CHARACTERISTICS - READ CYCLE: Over operating ranges 6,7						
No.	Symbol	Parameter	-2	00	-2	Unit	
140.	Sylliboli	raigilletei	Min.	Max.	Min.	Max.	Omi
_1	tacc	Address to Output Valid		200		250	ns
2	tce	Chip Enable to Output Valid		200		250	ns
3	tos	Output Enable to Output Valid		80		100	ns
4	_t _{DF}	Chip Enable or Output Enable to Output Float 4		55		60	ns
5	tон	Output Hold from Chip Enable, Output Enable, or Address, Whichever Occurs First		0		0	ns


No.	Symbol	Parameter	MIN.	MAX.	Unit
6	twc	Write Cycle Time		10	ms
7	tas	Address Set-up Time *	20		ns
8	₹AH .	Address Hold Time	100		ns
9	tcs	Chip Select Set-up Time	0		ns
10	tсн	Chip Select Hold Time	0		ns
11	twp	Write Pulse Width (CE or OE)	150		ns
12	tos	Data Set-up Time	100		ns
13	tрн	Data Hold Time	10		ns
14	toes	CE Hold Time	20		ns
15	toeh	OE Hold Time	20		ns
16	twpH	Write Pulse Width High	100	 	ns
17	tBLC	Byte Load Cycle Time		150	μs


^{*} Valid for both Read and Write Cycles.














DEVICE OPERATION


READ: The DPE256Q8 is accessed like a Static RAM. When \overline{CE} and \overline{OE} are low and \overline{WE} is high, the data stored at the memory location determined by address pins is asserted on the outputs. The outputs are put in the high impedance state whenever \overline{CE} or \overline{OE} is high. This dual line control gives designers flexibility in preventing bus contention.

WRITE: A low pulse on the \overline{WE} or \overline{CE} input with \overline{CE} or \overline{WE} low (respectively) and \overline{OE} high initiates a write cycle. The address is latched on the falling edge of \overline{CE} or \overline{WE} , whichever occurs last. The data is latched by the first rising edge of \overline{CE} or \overline{WE} . Once a Byte write has been started it will automatically time itself to completion.


PAGE WRITE MODE: The page write operation of the DPE256Q8 allows 1 to 64 Bytes of data to be loaded into the device and then simultaneously written during the internal programming period. After the first data Byte has been loaded into the device, successive Bytes may be loaded in the same manner. Each new Byte to be written must have its high to low transition on $\overline{\text{WE}}$ (or $\overline{\text{CE}}$) within 150µs of the low

to high transition of \overline{WE} (or \overline{CE}) of the preceding Byte. If a high to low transition is not detected within 150 μ s of the last low to high transition, the load period will end and the internal programming period will start. A6 to A14 specify the page address. The page address must be valid during each high to low transition of \overline{WE} (or \overline{CE}). A0 to A5 are used to specify which Bytes within the page are to be written. The Bytes may be loaded in any order and may be changed within the same load period. Only Bytes which are specified for writing will be written; unnecessary cycling of other Bytes within the page does not occur.

DATA POLLING: The DPE256Q8 features DATA Polling to indicate the end of a write cycle. During a byte or page write cycle an attempted read of the last byte written will result in the compliment of the written data on I/O7. Once the the write cycle has been completed, true data is valid on all outputs, and the next cycle may begin. DATA Polling may begin at any time during the write cycle.



^{*} B grade modules are constructed with 883 devices.



NOTES:

- 1. All voltages are with respect to Vss.
- 2. -1.0V min. for pulse width less than 20ns (VIL min. = -0.3V at DC level).
- 3. Stresses greater than those under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 4. This parameter is guaranteed and not 100% tested.
- 5. Transition is measured at the point of ±500mV from steady state voltage.
- 6. When OE and CE are LOW and WE is HIGH, I/O pins are in the output state; and input signals of opposite phase to the outputs must not be applied.
- 7. The outputs are in a high impedance state when WE is LOW.

Dense-Pac Microsystems, Inc.

7321 Lincoln Way • Garden Grove, California 92641-1428 (714) 898-0007 • (800) 642-4477 (Outside CA) • FAX: (714) 897-1772