

1.1W Mono Low-Voltage Audio Power Amplifier

Features

- Operating Voltage : 2.6V-5.5V
- APA0710 Compatible with TPA711
 APA0711 Compatible with TPA751
- Bridge-Tied Load (BTL) or Single-Ended (SE)
 Modes Operation (for APA0710 only)
- Supply Current
 - $-I_{DD}$ =1.3mA at V_{DD} =5V, BTL Mode
 - $-I_{DD}$ =0.9mA at V_{DD} =3.3V, BTL Mode
- Low Shutdown Current
 - $-I_{DD} = 0.1 \text{mA}$
- Low Distortion
 - 630mW, at V $_{\tiny DD}$ =5V, BTL, RL=8W THD+N=0.15%
 - 280mW, at V_{DD}=3.3V, BTL, RL=8W THD+N=0.15%
- Output Power
 - at 1% THD+N
 - 900mW, at V_{DD} =5V, BTL, RL=8W
 - 400mW, at V_{DD}=3.3V, BTL, RL=8W at 10% THD+N
 - -1.1W at $V_{DD}=5V$, BTL, RL=8W
 - -480mW at V_{DD} =3.3V, BTL, RL=8W
- Depop Circuitry Integrated
- Thermal Shutdown Protection and Over Current Protection Circuitry
- High Supply Voltage Ripple Rejection
- Surface-Mount Package
 - 8 pin MSOP-P (with enhanced thermal pad)
 Power Package Available
 - SOP-8 Package
- Lead Free and Green Devices Available (RoHS Compliant)

General Description

The APA0710 is a bridged-tied load (BTL) or singledended (SE) audio power amplifier developed especially for low-voltage applications where internal speakers and external earphone operation are required. The APA0711 is an only BTL audio power amplifier developed especially for low-voltage applications where internal speakers are required. Operating with a 5V supply, the APA0710/1 can deliver 1.1W of continuous power into a BTL 8Ω load at 10% THD+N throughout voice band frequencies. Although this device is characterized out to 20kHz, its operation is optimized for narrow band applications such as wireless communications. The BTL configuration eliminates the need for external coupling capacitors on the output in most applications, which is particularly important for small battery-powered equipment. An unique feature of the APA0710 is that it allows the amplifier to switch from BTL to SE on the fly when an earphone drive is required. This eliminates complicated mechanical switching or auxiliary devices just to drive the external load. This device features a shutdown mode for power-sensitive applications with special depop circuitry to eliminate speaker noise when exiting shutdown mode. The APA0710/1 are available in an 8-pin SOP and 8-pin MSOP-P with enhanced thermal pad.


Applications

- Mobil Phones
- PDAs
- Digital Camera
- Portable Electronic Devices


ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders.



Pin Configuration



Ordering and Marking Information



Note: ANPEC lead-free products contain molding compounds/die attach materials and 100% matte tin plate termination finish; which are fully compliant with RoHS. ANPEC lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J-STD-020C for MSL classification at lead-free peak reflow temperature. ANPEC defines "Green" to mean lead-free (RoHS compliant) and halogen free (Br or Cl does not exceed 900ppm by weight in homogeneous material and total of Br and Cl does not exceed 1500ppm by weight).



Absolute Maximum Ratings (Note 1, 2, 3)

(Over operating free-air temperature range unless otherwise noted.)

Symbol	Parameter	Rating	Unit
V_{DD}	Supply Voltage	-0.3 to 6	V
V _{IN}	Input Voltage Range, SHUTDOWN, SE/BTL	-0.3 to V _{DD} +0.3	V
T _A	Operating Ambient Temperature Range	-40 to 85	°C
TJ	Maximum Junction Temperature	Internally Limited*1	°C
T _{STG}	Storage Temperature Range	-65 to +150	°C
Ts	Maximum Lead Soldering Temperature, 10 Seconds	260	°C
P _D	Power Dissipation	Internally Limited	W

Note:

Recommended Operating Conditions

Symbol	Parameter	Test Conditions	Min.	Max.	Unit	
V _{DD}	Supply Voltage		2.6	5.5	V	
V _{IH}	High-Level Voltage	SHUTDOWN, SHUTDOWN	2.2	=	V	
VIH		SE/BTL	0.9V _{DD}	-	V	
V _{IL}	Low-Level Voltage	SHUTDOWN, SHUTDOWN	-	0.4	V	
VIL	S	SE/BTL	-	0.9V _{DD} -1	V	

Thermal Characteristics

Symbol	Parameter	Typical Value	Unit
	Thermal Resistance from Junction to Ambient in Free Air		
θ_{JA}	MSOP-8-P ^(Note 4)	50	°C/W
	SOP-8	160	

Note 4: 3.42in² printed circuit board with 20z trace and copper through 6 vias of 12mil diameter vias.

The thermal pad on the MSOP-8-P package with solder on the printed circuit board.

^{1.}APA0710/1 integrated internal thermal shutdown protection when junction temperature ramp up to 170°C

^{2.}Human body model: C=100pF, R=1500 Ω , 3 positives pulses plus 3 negative pulses

^{3.}Machine model: C=200pF, L=0.5 μ F, 3 positive pulses plus 3 negative pulses



Electrical Characteristics

Electrical Characteristics at Specified Free - Air Temperature

 $V_{DD} = 3.3V$, $T_A = 25$ °C (unless otherwise noted)

Combal	Donomoton	Took Complishing		l lmit			
Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit	
Vos	Output Offset Voltage	$R_L = 8\Omega$, $R_F = 10k\Omega$	-	-	20	mV	
	0	BTL mode, $R_F = 10k\Omega$	-	0.9	1.8	4	
I _{SD}	Supply Current	SE mode, $R_F = 10k\Omega$	-	0.55	1.1	mA	
I _{DD(SD)}	Supply Current, Shutdown Mode	$R_F = 10k\Omega$	-	0.1	2	μΑ	
		SHUTDOWN, V _I = V _{DD}	-	-	1		
Ін		SHUTDOWN, V _I = V _{DD}	-	-	1	μΑ	
		$\overline{SE/BTL}$, $V_1 = V_{DD}$	-	-	1		
		SHUTDOWN, V _I = 0V	-	-	1		
IL		SHUTDOWN, V ₁ = 0V	-	-	1	μΑ	
		SE/BTL, V _I = 0V	-	-	1		
OPERATING	G CHARACTERISTIC, V _{DD} = 3.3V, T _A =	: 25°C, R _L = 8W	•				
Б	Output Power (Note 5)	THD+N = 1%, BTL mode, $R_L = 8\Omega$	-	400	-	\^/	
Po	Output Power	THD+N = 1%, SE mode, R_L = 32 Ω	-	40	-	- mW	
THD+N	Total Harmonic Distortion Plus Noise (Note 5)	$P_O = 280$ mW, BTL mode, $R_L = 8\Omega$	-	0.15	-	%	
Bom	Maximum Output Power Bandwidth	Gain = 2, THD+N = 2%	-	20	-	kHz	
B1	Unity-Gain Bandwidth	Open Loop	-	2	-	MHz	
PSRR	Power Supply Rejection Ratio (Note 5)	$C_B = 1\mu F$, BTL mode, $R_L = 8\Omega$	-	74	-	dB	
FORK	rower Supply Rejection Ratio	$C_B = 1\mu F$, SE mode, $R_L = 8\Omega$	=-	61	-	l ab	
Vn	Noise Output Voltage	Gain = 1, C _B = 0.1μF	-	28	-	μV(rms)	
T _{WU}	Wake-up Time	C _B = 1μF	-	380	-	ms	

 V_{DD} = 5V, T_A = 25°C (unless otherwise noted)

Symbol	Parameter	Test Conditions		Unit			
Зушьог	Faranietei	rest Conditions	Min.	Тур.	Max.	Onit	
Vos	Output Offset Voltage	$R_L = 8\Omega$, $R_F = 10k\Omega$	-	=	20	mV	
	Supply Current	BTL mode, $R_F = 10k\Omega$	-	1.3	2.6	mA	
I _{DD}	Supply Current	SE mode, $R_F = 10k\Omega$	-	0.75	1.5	IIIA	
I _{SD}	Supply Current, Shutdown Mode	$R_F = 10k\Omega$	-	0.1	2	μΑ	



Electrical Characteristics(Cont.)

Electrical Characteristics at Specified Free - Air Temperature (Cont.)

 V_{DD} = 5V, T_A = 25°C (unless otherwise noted)

Symbol	Parameter	Test Conditions		Unit			
	Parameter	rest Conditions	Min.	Тур.	Max.	Jiiii	
		SHUTDOWN, V _I = V _{DD}	-	-	1		
I _{IH}		SHUTDOWN, V _I = V _{DD}	-	-	1	μΑ	
		SE/BTL, V _I = V _{DD}	-	-	1		
		SHUTDOWN, V _I = 0V	-	-	1		
I _{IL}		SHUTDOWN, V _I = 0V	-	-	1	μΑ	
		SE/BTL, V _I = 0V	-	-	1		
OPERATING	CHARACTERISTIC, V _{DD} = 5V, 7	T _A = 25°C, R _L = 8W					
Po	Output Power (Note 5)	THD+N = 1%, BTL mode, $R_L = 8\Omega$	-	900	-	mW	
P ₀		THD+N = 1%, SE mode, R_L = 32Ω	-	94	-	IIIVV	
THD+N	Total Harmonic Distortion Plus Noise (Note 5)	P_0 = 630mW, BTL mode, R_L = 8Ω	-	0.15	-	%	
Bom	Maximum Output Power Bandwidth	Gain = 2, THD+N = 2%	-	20	-	kHz	
B1	Unity-Gain Bandwidth	Open Loop	-	2	-	MHz	
PSRR	Power Supply Rejection Ratio	$C_B = 1\mu F$, BTL mode, $R_L = 8\Omega$	-	74	-	- dB	
FORK	(Note5)	$C_B = 1\mu F$, SE mode, $R_L = 8\Omega$	-	61	-		
Vn	Noise Output Voltage	Gain = 1, C _B = 0.1μF	-	28	-	μV(rms)	
Twu	Wake-up time	C _B = 1μF	-	400	-	ms	

Note5 : Output power is measured at the output terminals of device at f=1kHz.

Pin Description

APA0710

PIN			
NAME	NO	1/0	FUNCTION
SHUTDOWN	1	I	Shutdown mode control signal input, place entire IC in shutdown mode when held high.
BYPASS	2	- 1	Bypass pin
SE/BTL	3	ı	When SE/BTL is held low, the APA0710 is in BTL mode. When SE/BTL is held high, the APA0710 is in SE mode
IN	4	I	In is the audio input terminal
VO+	5	0	VO+ is the positive output for BTL and SE modes
VDD	6		Supply voltage input pin
GND	7		Ground connection for circuitry
VO-	8	0	VO- is the negative output in BTL mode and a high-impedance output in SE mode




Pin Description (Cont.)

APA0711

PIN			
NAME	NO	1/0	FUNCTION
SHUTDOWN	1	I	Shutdown mode control signal input, place entire IC in shutdown mode when held low.
BYPASS	2	1	Bypass pin
IN+	3	I	IN+ is the non-inverting input. IN+ is typically tied to the Bypass terminal.
IN-	4	-	IN- is the inverting input. IN- is typically used as the audio input terminal.
VO+	5	0	VO+ is the positive BTL output.
VDD	6		Supply voltage input pin.
GND	7		Ground connection for circuitry.
VO-	8	0	VO- is the negative BTL output.

Typical Application Circuit


for APA0710 Application






Typical Application Circuit (Cont.)

for APA0711 Application




for APA0711 Differential Input Application






Block Diagram



APA0710



-100 ^E



Typical Operating Characteristics

PSRR vs. Frequency

No-Capacitor

No-Capacitor

C_B=0.1µF

C_B=0.1µF


C_B=2.2µF

Frequency (Hz)


1k

10k 20k


100




PSRR vs. Frequency





Supply Current vs. Supply Voltage














































































































Close Loop Gain and Phase vs. Frequency +28 +220 +24 +180 Close Loop Gain (dB) Phase +20 -140 +16 +12 +8 $V_{DD} = 5V$ R, =8 Ω +60 +4 $A_{V}^{L}=-4V/V$ +20 10 100 100k Frequency (Hz)



























Application Information

BTL Operation




Figure 1: APA0710/1 power amplifier internal configuration

The power amplifier OP1 gain is setting by external gain setting while the second amplifier OP2 is internally fixed in a unity-gain, inverting configuration. Figure 1 shows that the output of OP1 is connected to the input to OP2, which results in the output signals of with both amplifiers with identical magnitude, but out of phase 180°. Consequently, the differential gain for each channel is 2X (Gain of SE mode).

By driving the load differentially through outputs VO+ and VO-, an amplifier configuration commonly referred to as bridged mode is established. BTL mode operation is different from the classical single-ended SE amplifier configuration where one side of its load is connected to the ground. A BTL amplifier design has a few distinct advantages over the SE configuration, as it provides differential drive to the load, thus doubling the output swing for a specified supply voltage.

When placed under the same conditions, a BTL amplifier has four times the output power of a SE amplifier. A BTL configuration, such as the one used in APA0710, also creates a second advantage over SE amplifiers. Since the differential outputs, VO+ and VO- are biased at half-supply, it is not necessary for DC voltage to be across the load. This eliminates the need for an output coupling capacitor which is required in a single supply, SE configuration.

Single-Ended Operation

Consider the single-supply SE configuration shown Application Circuit. A coupling capacitor is required to block the DC offset voltage from reaching the load. These capacitors can be quite large (approximately $33\mu F$ to $1000\mu F$) so they tend to be expensive, occupy valuable PCB area, and have the additional drawback of limiting low-frequency performance of the system (refer to the Output Coupling Capacitor).

The rules described still hold with the addition of the following relationship:

$$\frac{1}{\text{C}_{\text{BYPASS}} \times 80 \text{k} \ \Omega} \leq \frac{1}{(\text{R}_{\text{I}} + \text{R}_{\text{F}}) \times \text{C}_{\text{I}}} << \frac{1}{\text{RLCc}} \ (1)$$

Output SE/BTL Operation (for APA0710 only)

The best cost saving feature fo APA0710 is thay it can be switched easily between BTL and SE modes. This feature eliminates the requirement for an additional headphone amplifier in applications where internal speakers are driven in BTL mode but external headphone or speakers must be accommodated.

Internal to the APA0710, two separate amplifiers drive VO+ and VO- (see Figure 2). The SE/BTL input controls the operation of the follower amplifier that drives VO-.

- When SE/BTL is held low, the OP2 is turned on and the APA0710 is in the BTL mode.
- \bullet When SE/BTL is held high, the OP2 is in a high output impedance state, which configures the APA0710 as SE driver from VO+. $\rm I_{DD}$ is reduced by approximately one-half in SE mode.

The control of the SE/BTL input can be a logic-level TTL source or a resistor divider network or the mono head-phone jack with switch pin as shown in the Application Circuit.



Output SE/BTL Operation (for APA0710 only)




Figure 2: SE/BTL input selection by phonejack plug

In Figure 2, input SE/BTL operates as follows :

When the phonejack plug is inserted, the $1k\Omega$ resistor is disconnected and the SE/BTL input is pulled high and enables the SE mode.

When this input goes to a high level, the VO- amplifier is shutdown which causes the speaker to mute. The VO+ amplifier then drives through the output capacitor ($C_{\rm C}$) into the headphone jack.

When there is no headphone plugged into the system, the contact pin of the headphone jack is connected from the signal pin, the voltage divider set up by resistors $100 k\Omega$ and $1 k\Omega$. Resistor $1 k\Omega$ then pulls low the SE/BTL pin, enabling the BTL function.

Input Capacitor, C.

In the typical application, an input capacitor, C_l , is required to allow the amplifier to bias the input signal to the proper DC level for optimum operation. In this case, C_l and the minimum input impedance Ri form a high-pass filter with the corner frequency determined in the following equation:

$$f_{c}(highpass) = \frac{1}{2\pi R.C.}$$
 (2)

The value of C_1 is important to consider as it directly affects the low frequency performance of the circuit. Consider the example where R_1 is $100k\Omega$ and the specification calls for a flat bass response down to 40Hz. Equation is reconfigured as below:

$$C_{i} = \frac{1}{2\pi R.f.} \tag{3}$$

When input resistance is considered, the $C_{\rm I}$ is $0.04\mu F$, so a value in the range of $0.1\mu F$ to $1.0\mu F$ would be chosen. A further consideration for this capacitor is the leakage path from the input source through the input network ($R_{\rm I}+R_{\rm F}$, $C_{\rm I}$) to the load.

This leakage current creates a DC offset voltage at the input to the amplifier that reduces useful headroom, especially in high gain applications. For this reason a low-leakage tantalum or ceramic capacitor is the best choice. When polarized capacitors are used, the positive side of the capacitor should face the amplifier input in most applications as the DC level there is held at $V_{\rm DD}/2$, which is likely higher than the source DC level. Please note that it is important to confirm the capacitor polarity in the application.

Effective Bypass Capacitor, C_{BYPASS}

As to the other power amplifiers, proper supply bypassing is critical for low noise performance and high power supply rejection.

The capacitors located on the bypass and power supply pins should be as close to the device as possible. The effect of a larger half supply bypass capacitor will improve PSRR due to increased half-supply stability. Typical application employs a 5V regulator with 1.0 μF and a 0.1 μF bypass as supply filtering. This does not eliminate the need for bypassing the supply nodes of the APA0710/1. The selection of bypass capacitors, especially C_{BYPASS^1} is thus dependent upon desired PSRR requirements, click and pop performance.

To avoid the start-up pop noise occurred, the bypass voltage should rise slower than the input bias voltage and the relationship shown in equation (4) should be maintained.

$$\frac{1}{C_{BYPASS} \times 80 k\Omega} \quad << \frac{1}{(R_I + R_F) \times C_I} \quad (4)$$



Effective Bypass Capacitor, Cbypass (Cont.)

The bypass capacitor is fed from a $80k\Omega$ resistor inside the amplifier. Bypass capacitor, Cbypass, values of $0.1\mu\text{F}$ to $2.2\mu\text{F}$ ceramic or tantalum low-ESR capacitors are recommended for the best THD and noise performance.

The bypass capacitance also effects to the start up time. It is determined in the following equation:

Tstart up = 5 x (
$$C_{BYPASS}$$
 x 80k Ω) (5)

Output Coupling Capacitor, C_c (for APA0710 only)

In the typical single-supply (SE) configuration on a APA0710, an output coupling capacitor (C_c) is required to block the DC bias at the output of the amplifier thus preventing DC currents in the load. As with the input coupling capacitor, the output coupling capacitor and impedance of the load form a high-pass filter governed by the following equation.

$$f_c(highpass) = \frac{1}{2\pi R.C_c}$$
 (6)

For example, a $330\mu F$ capacitor with an 8Ω speaker would attenuate low frequencies below 60.6Hz. The main disadvantage, from a performance standpoint, is that the load impedance is typically small, which drives the low-frequency corner higher degrading the bass response. Large values of C_{C} are required to pass low frequencies into the load.

Power Supply Decoupling, C_s

The APA0710/1 is a high-performance CMOS audio amplifier that requires adequate power supply decoupling to ensure the output total harmonic distortion (THD) is as low as possible. Power supply decoupling also prevents the oscillations causing by long lead length between the amplifier and the speaker. The optimum decoupling is achieved by using two different type capacitors that target on different type of noise on the power supply leads. For higher frequency transients, spikes, or digital hash on the line, a good low equivalent-series-resistance (ESR) ceramic capacitor, typically $0.1\mu F$ placed as close as possible to the device V_{DD} lead works the best.

For filtering lower-frequency noise signals, a large aluminum electrolytic capacitor of $10\mu F$ or greater placed near the audio power amplifier is recommended.

Optimizing Depop Circuitry

Circuitry has been included in the APA0710/1 to minimize the amount of popping noise at power-up and when coming out of shutdown mode. Popping occurs whenever a voltage step is applied to the speaker. In order to eliminate clicks and pops, all capacitors must be fully discharged before turn-on. Rapid on/off switching of the device or the shutdown function will cause the click and pop circuitry. The value of C₁ will also affect turn-on pops (refer to Effective Bypass Capacitance). The bypss voltage should rise slower than input bias voltage.

Although the bypass pin current source cannot be modified, the size of C_{BYPASS} can be changed to alter the device turn-on time and the amount of clicks and pops. By increasing the value of C_{BYPASS} , turn-on pop can be reduced. However, the tradeoff for using a larger bypass capacitor is to increase the turn-on time for this device. There is a linear relationship between the size of C_{BYPASS} and the turn-on time.

In a SE configuration, the output coupling capacitor, $C_{\rm c},$ is of particular concern. This capacitor discharges through the internal $10 {\rm k}\Omega$ resistors. Depending on the size of $C_{\rm c},$ the time constant can be relatively large.

In most cases, choosing a small value of $C_{_{I}}$ in the range of $0.33\mu F$ to $1\mu F$, $C_{_{BYPASS}}$ being equal to $1\mu F$ should produce a virtually clickless and popless turn-on.

A high gain amplifier intensifies the problem as the small delta in voltage is multiplied by the gain. Therefore, it is advantageous to use low-gain configurations.

Shutdown Function

In order to reduce power consumption while not in use, the APA0710/1 contains a shutdown function to externally turn off the amplifier bias circuitry. This shutdown feature turns the amplifier off when a logic high is placed on the SHUTDOWN pin for APA0710 and a logic low on the SHUTDOWN pin for APA0711.

The trigger point between a logic high and logic low level is typically $0.4V_{\rm DD}$. It is best to switch between ground and the supply voltage $V_{\rm DD}$ to provide maximum device performance.



Shutdown Function (Cont.)

By switching the SHUTDOWN/SHUTDOWN pin to high level/low level, the amplifier enters a low-current state, I_{DD} for APA0710/1. APA0710/1 are in shutdown mode. On normal operating, APA0710's SHUTDOWN pin should pull to a low level and APA0711's Shutdown pin should pull to a high level to keep the IC out of the shutdown mode. The Shutdown/SHUTDOWN pin should be tied to a definite voltage to avoid unwanted state changes.

BTL Amplifier Efficiency

An easy-to-use equation to calculate efficiency starts out as being equal to the ratio of power from the power supply to the power delivered to the load. The following equations are the basis for calculating amplifier efficiency.

$$Efficiency = \frac{P_{o}}{P_{o}}$$
 (7)

Where:

$$P_{O} = \frac{V_{O,RMS} \times V_{O,RMS}}{R_{L}} = \frac{V_{P} \times V_{P}}{2R_{L}}$$

$$V_{O,RMS} = \frac{V_{P}}{\sqrt{2}}$$
 (8)

$$P_{SUP} = V_{DD} \times I_{DD,AVG} = V_{DD} \times \frac{2V_{P}}{\pi R_{L}}$$
 (9)

Efficiency of a BTL configuration:

$$\frac{P_{o}}{P_{SUP}} = \left(\frac{V_{p} x V_{p}}{2R_{L}}\right) / \left(V_{DD} x \frac{2V_{p}}{\pi R_{L}}\right) = \frac{\pi V_{p}}{4V_{DD}}$$
(10)

P ₀ (W)	Efficiency (%)	V _P (V)	P _D (W)
0.125	33.6	1.41	0.26
0.25	47.6	2.00	0.29
0.375	58.3	2.45*	0.28

^{*}High peak voltages cause the THD to increase.

Table 1. Efficiency Vs Output Power in $3.3\text{V}/8\Omega$ BTL Systems.

Table 1 employs equation 10 to calculate efficiencies for three different output power levels when load is 8Ω .

The efficiency of the amplifier is quite low for lower power levels and rises sharply as power to the load is increased resulting in a nearly flat internal power dissipation over the normal operating range. Note that the internal dissipation at full output power is less than the dissipation in the half power range. Calculating the efficiency for a specific system is the key to proper power supply design. For a mono 900mW audio system with 8Ω loads and a 5V supply, the maximum draw on the power supply is almost 1.5W.

A final point to remember about linear amplifiers (either SE or BTL) is how to manipulate the terms in the efficiency equation to an utmost advantage when possible. Note that in equation 10, $V_{\rm pp}$ is in the denominator.

This indicates that as $V_{\rm DD}$ goes down, efficiency goes up. In other words, use the efficiency analysis to choose the correct supply voltage and speaker impedance for the application.

Power Dissipation

Whether the power amplifier is operated in BTL or SE modes, power dissipation is a major concern. Equation11 states the maximum power dissipation point for a SE mode operating at a given supply voltage and driving a specified load.

SE mode :
$$P_{D,MAX} = \frac{V_{DD}^2}{2\pi^2 R_*}$$
 (11)

In BTL mode operation, the output voltage swing is doubled as in SE mode. Thus the maximum power dissipation point for a BTL mode operating at the same given conditions is 4 times as in SE mode.

BTL mode:
$$P_{D,MAX} = \frac{4V_{DD}^2}{2\pi^2 R_1}$$
 (12)

Since the APA0710/1 is a mono channel power amplifier, the maximum internal power dissipation is equal to both of equations depending on the mode of operation. Even with this substantial increase in power dissipation, the APA0710/1 does not require extra heatsink. The power dissipation from equation12, assuming a 5V-power supply and an 8Ω load, must not be greater than the power dissipation that results from the equation13 :

$$P_{D,MAX} = \frac{T_{J,MAX} - T_A}{\theta_{JA}}$$
 (13)



For MSOP-8P package with and SOP-8 without thermal pad, the thermal resistance (θ_{JA}) is equal to 50°C/W and 160°C/W, respectively.

Since the maximum junction temperature $(T_{J,MAX})$ of APA0710/1 are 170°C and the ambient temperature (T_A) is defined by the power system design, the maximum power dissipation which the IC package is able to handle can be obtained from equation13. Once the power dissipation is greater than the maximum limit $(P_{D,MAX})$, either the supply voltage (V_{DD}) must be decreased, the load impedance (R_L) must be increased or the ambient temperature should be reduced.

Thermal Pad Consideration

The thermal pad must be connected to the ground. The package with thermal pad of the APA0710/1 require special attention on the thermal design. If the thermal design issues are not properly addressed, then APA0710/1 8Ω will go into thermal shutdown when driving a 8Ω load.

The thermal pad on the bottom of the APA0710/1 should be soldered down to a copper pad on the circuit board. Heat can be conducted away from the thermal pad through the copper plane to ambient. If the copper plane is not on the top surface of the circuit board, 6 to 10 vias of 12 mil or smaller in diameter should be used to thermally couple the thermal pad to the bottom plane. For good thermal conduction, the vias must be plated through and solder filled. The copper plane used to conduct heat away from the thermal pad should be as large as practical.


If the ambient temperature is higher than 25°C, a larger copper plane or forced-air cooling will be required to keep the APA0710/1 junction temperature below the thermal shutdown temperature (170°C).

In higher ambient temperature, higher airflow rate and/ or larger copper area will be required to keep the IC out of thermal shutdown.



Package Information

SOP-8



Ş	SOP-8					
SYMBOL	MILLIM	ETERS	INCHES			
l C	MIN.	MAX.	MIN.	MAX.		
Α		1.75		0.069		
A1	0.10	0.25	0.004	0.010		
A2	1.25		0.049			
b	0.31	0.51	0.012	0.020		
С	0.17	0.25	0.007	0.010		
D	4.80	5.00	0.189	0.197		
Е	5.80	6.20	0.228	0.244		
E1	3.80	4.00	0.150	0.157		
е	1.27	BSC	0.05	0 BSC		
h	0.25	0.50	0.010	0.020		
L	0.40	1.27	0.016	0.050		
θ	0°	8°	0°	8°		


Note: 1. Follow JEDEC MS-012 AA.

- 2. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion or gate burrs shall not exceed 6 mil per side.
- 3. Dimension "E" does not include inter-lead flash or protrusions. Inter-lead flash and protrusions shall not exceed 10 mil per side.



Package Information

MSOP-8P




S		MSOP-8P						
SYMBO.	MILLIM	ETERS	INCHES					
P	MIN.	MAX.	MIN.	MAX.				
A		1.10		0.043				
A1	0.00	0.15	0.000	0.006				
A2	0.75	0.95	0.030	0.037				
b	0.22	0.38	0.009	0.015				
С	0.08	0.23	0.003	0.009				
D	2.90	3.10	0.114	0.122				
D1	1.50	2.50	0.059	0.098				
E	4.70	5.10	0.185	0.201				
E1	2.90	3.10	0.114	0.122				
E2	1.50	2.50	0.059	0.098				
е	0.65 BSC		0.026 BSC					
L	0.40	0.80	0.016	0.031				
0	0°	8°	0°	8°				

Note: 1. Follow JEDEC MO-187 AA-T

- 2. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion or gate burrs shall not flash or protrusions.
- 3. Dimension "E1" does not include inter-lead flash or protrusions. Inter-lead flash and protrusions shall not exceed 6 mil per side.



Carrier Tape & Reel Dimensions



Application	Α	Н	T1	С	d	D	W	E1	F
	330.0	50 MIN.	12.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	12.0 ±0.30	1.75 ±0.10	5.5 ±0.05
MSOP-8P	P0	P1	P2	D0	D1	Т	A0	B0	K0
	4.00 ± 0.10	8.00 ± 0.10	2.00 ±0.05	1.5+0.10 -0.00	1.5 MIN.	0.6+0.00 -0.40	5.30 ±0.20	3.30 ±0.20	1.40 ±0.20
Application	Α	Н	T1	С	d	D	W	E1	F
	330.0 ₤.00	50 MIN.	12.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	12.0 ± 0.30	1.75 ±0.10	5.5 ±0.05
SOP-8	P0	P1	P2	D0	D1	Т	A0	В0	K0
	4.0 ± 0.10	8.0 ± 0.10	2.0 ±0.05	1.5+0.10 -0.00	1.5 MIN.	0.6+0.00 -0.40	6.40 ±0.20	5.20 ±0.20	2.10 ±0.20

(mm)


Devices Per Unit

Package Type	Unit	Quantity
MSOP-8P	Tape & Reel	3000
SOP-8	Tape & Reel	2500




Taping Direction Information

SOP-8




MSOP-8P





Reflow Condition (IR/Convection or VPR Reflow)



Reliability Test Program

Test item	Method	Description
SOLDERABILITY	MIL-STD-883D-2003	245°C, 5 SEC
HOLT	MIL-STD-883D-1005.7	1000 Hrs Bias @125°C
PCT	JESD-22-B,A102	168 Hrs, 100%RH, 121°C
TST	MIL-STD-883D-1011.9	-65°C~150°C, 200 Cycles
ESD	MIL-STD-883D-3015.7	VHBM > 2KV, VMM > 200V
Latch-Up	JESD 78	$10ms, 1_{tr} > 100mA$

Classification Reflow Profiles

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
Average ramp-up rate $(T_L \text{ to } T_P)$	3°C/second max.	3°C/second max.
Preheat - Temperature Min (Tsmin) - Temperature Max (Tsmax) - Time (min to max) (ts)	100°C 150°C 60-120 seconds	150°C 200°C 60-180 seconds
Time maintained above: - Temperature (T _L) - Time (t _L)	183°C 60-150 seconds	217°C 60-150 seconds
Peak/Classificatioon Temperature (Tp)	See table 1	See table 2
Time within 5°C of actual Peak Temperature (tp)	10-30 seconds	20-40 seconds
Ramp-down Rate	6°C/second max.	6°C/second max.
Time 25°C to Peak Temperature	6 minutes max.	8 minutes max.

Notes: All temperatures refer to topside of the package. Measured on the body surface.



Classification Reflow Profiles (Cont.)

Table 1. SnPb Entectic Process – Package Peak Reflow Temperatures

	Package Thickness	Volume mm ³ <350	Volume mm³ ³350
I	<2.5 mm	240 +0/-5°C	225 +0/-5°C
I	≥2.5 mm	225 +0/-5°C	225 +0/-5°C

Table 2. Pb-free Process – Package Classification Reflow Temperatures

Package Thickness	Volume mm ³ <350	Volume mm ³ 350-2000	Volume mm ³ >2000
<1.6 mm	260 +0°C*	260 +0°C*	260 +0°C*
1.6 mm – 2.5 mm	260 +0°C*	250 +0°C*	245 +0°C*
≥2.5 mm	250 +0°C*	245 +0°C*	245 +0°C*

^{*} Tolerance: The device manufacturer/supplier **shall** assure process compatibility up to and including the stated classification temperature (this means Peak reflow temperature +0°C. For example 260°C+0°C) at the rated MSL level.

Customer Service

Anpec Electronics Corp.

Head Office:

No.6, Dusing 1st Road, SBIP,

Hsin-Chu, Taiwan Tel: 886-3-5642000 Fax: 886-3-5642050

Taipei Branch:

2F, No. 11, Lane 218, Sec 2 Jhongsing Rd., Sindian City, Taipei County 23146, Taiwan

Tel: 886-2-2910-3838 Fax: 886-2-2917-3838