

SP 5330

Monolithic Sample-and-Hold Amplifier

FEATURES

- Very Fast Acquisition Time
- 0.1μV/μs Droop Rate
- Very Low Offset 0.2mV
- 90V/us Slew Rate
- Wide Supply Range ±12V to ±18V
- -100dB Hold-Mode-Feedthrough
- ±.0015% Pedestal Non-linearity
- Internal Hold Capacitor
- Fully Differential Input
- TTL/CMOS Compatible

APPLICATIONS

- Precision Data Acquisition Systems
- D/A Converter Deglitching
- Auto-Zero Circuits
- Peak Detectors


DESCRIPTION

The **SP5330** is a very fast sample—and—hold amplifier designed primarily for use in precision high speed signal processing and signal conversion applications. It is manufactured with **Sipex**'s high performance complementary bipolar dielectric isolation process. Notable performance features of

the **SP5330** include a typical 12-bit accurate acquisition time of 500ns, $0.1\mu V/\mu S$ droop rate and 0.001% FS linearity.

Architecturally, the \$P5330 consists of an input transconductance amplifier capable of delivering high output charging current, a low leakage analog switch, and an integrating output stage that includes a 90pF hold capacitor. Since the analog switch operates into a virtual ground, charge injection on the hold capacitor is constant and independent of V., Compensation circuits are used to minimize charge injection and thereby limit hold step (pedestal) error to 0.5 mV. Additionally, this error can be adjusted to zero via the offset adjust pins. Compensation circuits are also used to reduce the hold mode droop rate.

The **SP5330** will operate at reduced supply voltages with reduced signal swing. The **SP5330** is available as die or packaged as either a 14-pin Cerdip or 20-pin ceramic LCC. MIL-STD-883 screened devices are available. Contact the factory for specification Information.



ABSOLUTE MAXIMUM RATINGS¹

Voltage between V+ and PWR/SIG GND	+20V
Voltage between V- and PWR/SIG GND	20V
Voltage between PWR GND and SIG GND	±2.0V
Differential Input Voltage	
Voltage between S/H Control and PWR/SIG GND	
Output Current, continuous	
Total Power Dissipation	
Derate 12.2 mW/°C above 75°C	
Storage Temperature	-65°C to 150°C

SPECIFICATIONS

Test conditions (unlesss otherwise specified) $V_{\text{SUPPLY}} = \pm 15V \pm 3\%$; Digital Input (Pin 8): $V_{\text{IL}} < +0.8V$ (Sample), $V_{\text{IN}} < +2.0V$ (Hold); SIG GND = PWR GND.

PARAMETERS	MIN.	TYP.	MAX.	UNIT	CONDITIONS
INPUT CHARACTERISTICS Input Voltage Range Input Resistance ⁵ Input Capacitance Offset Voltage Offset Voltage T.C. Bias Current -2,-4 -5 Offset Current -2,-4 -5 Common Mode Range	±10 5	15 3 0.2 1 ±20 ±20	2.0 10 ±500 ±300 ±500 ±300	> MΩ	T _{MIN} $\leq T_A \leq T_{MAX}$ $T_A = 25^{\circ}C$ $T_A = 25^{\circ}C$ $T_A = 25^{\circ}C$ $T_{MIN} \leq T_A \leq T_{MAX}$ $T_{MIN} \leq T_A \leq T_{MAX}$ $T_A = 25^{\circ}C$ $T_{MIN} \leq T_A \leq T_{MAX}$ $T_{MIN} \leq T_A \leq T_{MAX}$
CMRR	86	104		dB	$V_{CM} = \pm 10 \text{VdC}; T_{MIN} \le T_{\Delta} \le T_{MAX}$
TRANSFER CHARACTERISTICS Gain, DC Gain Bandwidth Product Linearity	2x10°	2x10 ⁷ 4.5 0.001		V/V MHz %FSR	$\begin{array}{l} T_{\text{MIN}} \leq T_{\text{A}} \leq T_{\text{MAX}} \\ V_{\text{O}} = 200 \; \text{mV}_{\text{p.p}}; \; R_{\text{L}} = 2 \text{K}\Omega; \\ C_{\text{L}} = 50 \text{pF}; \; T_{\text{A}} = 25 ^{\circ} \text{C} \\ V_{\text{O}} = 20 V_{\text{p.p}}; \; T_{\text{A}} = 25 ^{\circ} \text{C} \end{array}$
OUTPUT CHARACTERISTICS Output Voltage Swing Output Current Full Power Bandwidth Output Resistance Hold Mode Sample Mode ⁶	±10 ±10	±11 ±20 1.6	0.001	V mA MHz Ω	$\begin{array}{l} T_{\text{MIN}} \leq T_{\text{A}} \leq T_{\text{MAX}} \\ T_{\text{MIN}} \leq T_{\text{A}} \leq T_{\text{MAX}} \\ \text{FPBW} = \text{Slew Rate}/2\pi \text{V peak} \\ T_{\text{A}} = 25^{\circ}\text{C} \\ T_{\text{A}} = 25^{\circ}\text{C} \\ T_{\text{A}} = 25^{\circ}\text{C} \end{array}$
Total Output Noise, DC to 4.0 Hold Mode Sample Mode) MHz 	190 200		μV RMS μV RMS	T _A = 25°C T _A = 25°C
TRANSIENT RESPONSE Rise Time		55		ns	$V_{o} = 200 \text{ mV}_{p.p}; R_{i} = 2K\Omega;$
Overshoot		13		%	$V_0 = 200 \text{ mV}_{P,P}$; $R_1 = 2K\Omega$;
Slew Rate		100		V/μs 	$V_{o} = 200 \text{ mV}_{p,p}; R_{i} = 2K\Omega;$ $C_{L} = 50pF; T_{A} = 25^{\circ}C$ $V_{o} = 200 \text{ mV}_{p,p}; R_{i} = 2K\Omega;$ $C_{L} = 50pF; T_{A} = 25^{\circ}C$ $V_{o} = 20V \text{ Step}; R_{i} = 2K\Omega;$ $C_{L} = 50pF; T_{A} = 25^{\circ}C$

SPECIFICATIONS

Test conditions (unlesss otherwise specified) $V_{\text{SUPPLY}} = \pm 15 V \pm 3\%$; Digital Input (Pin 8); $V_{\text{II}} < +0.8V$ (Sample), V_{IN} < +2.0V (Hold); SIG GND = PWR GND.


PARAMETERS	MIN.	TYP.	MAX.	UNIT	CONDITIONS
DIGITAL INPUT CHARACTERIST	CS				
Input Voltage (High), V _H	2.0			V	$T_{MIN} \le T_A \le T_{MAX}$ $T_{MIN} \le T_A \le T_{MAX}$ $T_{MIN} \le T_A \le T_{MAX}$
Input Voltage (Low), V			0.8	V	$T_{MIN} \le T_A \le T_{MAX}$
Input Current (V., = 0V)		10	40	μΑ	$\underline{T}_{MIN} \leq \underline{T}_{A} \leq \underline{T}_{MAX}$
Input Current ($V_{H}^{IL} = +5V$)		10	40	μΑ	$T_{MIN} \le T_A \le T_{MAX}$
SAMPLE/HOLD CHARACTERIST	ICS				
Acquisition Time ⁷ :					
0.1%		350		ns	T _A = 25°C
			500	ns	$T_{MIN} \le T_A \le T_{MAX}$ $T_A = 25^{\circ}C$
0.01%		500		ns	$I_A = 25^{\circ}C$
			900	ns	$T_{MIN} \leq T_{A} \leq T_{MAX}$
Aperture Time ⁵	7	40		ns	I _A = 25°C
Effective Aperture Delay Time	e ⁷ -80	-40	0	ns	TA = 25°C TA = 25°C TA = 25°C
Aperture Uncertainty		0.1		ns	I _A = 25°C
Droop Rate ³		0.1	100	μV/μs	T _A = 25°C
-2,-4			100 10	μV/μs	$T_{MIN} \leq T_A \leq T_{MAX}$
-5 -5		0.5	10	μV/μs mV	$T_{MIN}^{VIIIV} \le T_{A}^{N} \le T_{MAX}^{N}$ $V_{IN} = OV; V_{IH} = \pm 3.5V;$
Hold Step Error		0.5		1110	$V_{\rm IN} = 0$ V, $V_{\rm H} = \pm 3.0$ V, $V_{\rm IN} = 20$ ns (V to V)
Hold Made Sotting Time?		-100	200	ns	$T_R^{IN} = 20 \text{ns} (V_{IL}^{II} \text{to } V_{IH})$ $T_A^{I} = 25 ^{\circ}\text{C}; 0.01 \%$
Hold Mode Setting Time ⁷ Hold Mode Feedthrough		-120	200	dB	$T_{MIN} \le T_A \le T_{MAX}$; 20 V_{PP} , 100kHz
POWER SUPPLY CHARACTERIS	TICS	120			MIN = 14 = 1MAX , == 1 pp,
1					
Positive Supply Current		13	20	mA	т <т < т
-2,-4 -5		13	20	mA	
Negative Supply Current		, ,			MIN = 'A = 'MAX
-2,-4		13	21	mA	T ≤ T. ≤ T
-5,-4 -5		1 13	23	mA	$\begin{array}{c} T_{\text{MIN}} = T_{\text{A}} = T_{\text{MAX}} \\ T_{\text{MIN}} \leq T_{\text{A}} \leq T_{\text{MAX}} \end{array}$
Power Supply Rejection V+, V	/_4 86	100		dB	
					IAIIA W IAIWY


NOTES:


- 1. Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.
- 2. Internal Power Dissipation may limit Output Current below ±17mA.
- 3. This parameter is measured at ambient temperature extremes in a high speed test environment, consequently, steady-state heating effects from internal power dissipation are not included.
- 4. Based on a three volt delta in each supply, i.e. $15V = \pm 1.5VDC$.
- 5. This parameter is based on computer simulations and is not normally tested.
- 6. This parameter is guaranteed based on Hold-Mode output resistance and DC Gain measurements using: R_0 (Sample Mode) = R_0 (Hold) mode (unity gain configuration).


 $\frac{1+A_{\text{VOL}}}{1}$ 7. This parameter is controlled by design and process control and is not normally tested.


TYPICAL PERFORMANCE CHARACTERISTICS

















TIME (200ns/Div)

TIME (200ns/Div)

GENERAL APPLICATION INFORMATION

The opamp like uncommitted differential pair input stage of the \$P5330 allows this sample–and–hold device to be combined with a variety of conventional opamp circuit configurations, for example, to configure the \$P5330 as a unity gain non-inverting amplifier, simply connect the output to the input.

The **SP5330** pedestal error is factory–trimmed and is typically less than 0.5mV (25°C). This error can also be adjusted to zero by connecting a $10 \mathrm{K}\Omega$ to $50 \mathrm{K}\Omega$ offset adjust potentiometer between the offset adjust pins. The potentiometer center tap must be connected to V–.

The high speed and precision offered by the **\$P5330** make it especially attractive for application as an input device to high speed 12-bit A/D converters and data acquisition systems.

Board Layout Considerations

For best results, the **SP5330** should be used on a printed circuit board with a ground plane. The recommended ground connections are the device signal ground tied directly to the system signal ground (analog ground) and the device power ground tied directly to the system power ground

For best operation of the **SP5330**, effective supply bypassing is required. Ceramic bypass capacitors $(0.01\mu\text{F} \text{ to } 0.1\mu\text{F})$ should be connected from each power supply terminal to the power ground terminal.

Hold Capacitor

An external hold capacitor is not required when using the **SP5330**. The **SP5330** includes an on chip 90pF MOS hold capacitor. The performance specified in the electrical characteristics table is based on this internal hold capacitor.

Output Stage

The output stage of the **SP5330** has been designed to maintain low output impedance even at high frequencies. This feature is especially attractive in high speed conversion applications where step changes in load current will introduce a voltage error term. It's low output impedance allows the **SP5330** to absorb these load changes with minimum voltage error.

In order to achieve it's low output impedance, the \$P5330 does not utilize short circuit protection. Consequently, care should be taken in using the device. A momentary short circuit to ground is permissible but a short of indefinite duration may lead to degradation or destruction of the device.

GLOSSARY OF TERMS

Acquisition Time:

The time required following a "sample" command, for the output to reach it's final value within $\pm 0.1\%$ or $\pm 0.01\%$. This is the minimum sample time required to obtain a given accuracy, and includes switch delay time, slewing time, and setting time.

Aperture Time:

The time required for the sample–and–hold switch to open, independent of delays through the switch driver and input amplifier circuitry. The switch opening time is that interval between the conditions of 10% open and 90% open.

Hold Step Error:

Hold step error is the output shift due to charge transfer form the saple to the hold mode. It is also referred to as "offset step" or "pedestal error".

Effective Aperture Delay Time (EADT):

The difference between propagation time of the analog input to the S/H switch, and digital delay time between the Hold command and opening of the switch.

EADT may be positive, negative or zero. If zero, the S/H amplifier will output a voltage equal to $V_{\rm IN}$ at the instant the Hold command was received. For negative EADT, the output in Hold (exclusive of pedestal and droop errors) will correspond to a value of $V_{\rm IN}$ that occured before the Hold command.

Aperture Uncertainty:

The range of variation in Effective Aperture Delay Time. Aperture Uncertainty (also called Aperture Delay Uncertainty, Aperture Time Jitter, etc.) sets a limit on the accuracy with which a waveform can be reconstructed from sample data.

METALLIZATION PATTERN

DIMENSIONS:

149 x 98 x 21 MILS

PROCESS:

Complementary Bipolar Di, Nichrome Thin Film Resistors

PASSIVATION:

12KÅ ±2KÅ, Vapox

WORST-CASE CURRENT DENSITY:

1.0 x 10^sA/cm²

METALLIZATION:


12KÅ ±2KÅ, Aluminum

Vos ADJ.

SUBSTRATE CONNECTION:

Substrate is not powered up. Recommended conection is to Signal Gnd.

 V_{os} ADJ. V_{EE}



S/H CTRL

OUTPUT

ORDERING INFORMATION				
0°C to +75°C;	·			
SP1-5330-5	14 Pin Cerdip			
SP4-5330-5	20 Pin LCC			
−25°C to +85°C:				
SP1-5330-4	14 Pin Cerdip			
SP4-5330-4	20 Pin LCC			
-55°C to +125°C;				
SP1-5330-2	14 Pin Cerdip			
SP4-5330-2	20 Pin LCC			
Room Temp, Probe Test:				
SP0-5330-5	Chip Form			
Full Compliance to MIL-STD-883:	,			
SP1-5330/883	14 Pin Cerdip			
SP4-5330/883				

This page left intentionally blank.