

# Synchronous DRAM

MT48LC64M4A2 - 16 Meg x 4 x 4 banks MT48LC32M8A2 - 8 Meg x 8 x 4 banks

## MT48LC16M16A2 – 4 Meg x 16 x 4 banks

For the latest data sheet, refer to Micron's Web site: www.micron.com

### Features

- PC100- and PC133-compliant
- Fully synchronous; all signals registered on positive edge of system clock
- Internal pipelined operation; column address can be changed every clock cycle
- Internal banks for hiding row access/precharge
- Programmable burst lengths: 1, 2, 4, 8, or full page
- Auto precharge, includes concurrent auto precharge, and auto refresh modes
- Self refresh mode (not available on AT devices) • Auto refresh
- 64ms, 8,192-cycle (commercial & industrial)
- 16ms, 8,192-cycle (automotive)
- LVTTL-compatible inputs and outputs
- Single +3.3V ±0.3V power supply

#### Table 1: Address Table

Parameter	64 Meg x 4	32 Meg x 8	16 Meg x 16
Configuration	16 Meg x 4 x 4 banks	8 Meg x 8 x 4 banks	4 Meg x 16 x 4 banks
Refresh count	8K	8K	8K
Row addressing	8K (A0–A12)	8K (A0–A12)	8K (A0–A12)
Bank addressing	4 (BA0, BA1)	4 (BA0, BA1)	4 (BA0, BA1)
Column addressing	2K (A0–A9, A11)	1K (A0–A9)	512 (A0–A8)

#### Table 2: **Key Timing Parameters** CL = CAS (READ) latency

Speed	Clock	Access Time		Setup	Hold	
Speed Grade	Frequency	CL = 2	CL = 3	Time	Time	
-6A	167 MHz	-	5.4ns	1.5ns	0.8ns	
-7E	143 MHz	-	5.4ns	1.5ns	0.8ns	
-75	133 MHz	-	5.4ns	1.5ns	0.8ns	
-7E	133 MHz	5.4ns	-	1.5ns	0.8ns	
-75	100 MHz	6ns	-	1.5ns	0.8ns	

### Options

#### Marking Configurations - 64 Meg x 4 (16 Meg x 4 x 4 banks) 64M4 - 32 Meg x 8 (8 Meg x 8 x 4 banks) 32M8 - 16 Meg x 16 (4 Meg x 16 x 4 banks) 16M16 • Write recovery (<sup>t</sup>WR) $- {}^{t}WR = "2 CLK"^{1}$ A2 • Plastic package – OCPL<sup>2</sup> - 54-pin TSOP II OCPL<sup>2</sup> (400 mil) TG (standard) - 54-pin TSOP II OCPL<sup>2</sup> (400 mil) Р **Pb-free** - 60-ball FBGA (x4, x8) (8mm x 16mm) FB - 60-ball FBGA (x4. x8) Pb-free BB (8mm x 16mm) - 54-ball VFBGA (x16) (8mm x 14 mm) FG - 54-ball VFBGA (x16) Pb-free BG (8mm x 14 mm) • Timing (cycle time) - 6.0ns @ CL = 3 (x8, x16 only) -6A - 7.5ns @ CL = 3 (PC133) -75 - 7.5ns @ CL = 2 (PC133) -7E • Self refresh - Standard None $L^3$ - Low power • Operating temperature range - Commercial (0°C to +70°C) None - Industrial (-40°C to +85°C) IT AT<sup>3</sup> - Automotive $(-40^{\circ}C \text{ to } +105^{\circ}C)$ Design revision :D

Notes: 1. Refer to Micron technical note: TN-48-05.

- 2. Off-center parting line.
- 3. Contact Micron for availability.

#### Part Number Example: MT48LC16M16A2TG-75:D

PDF: 09005aef8091e6d1/Source: 09005aef8091e6a8 256MSDRAM\_1.fm - Rev. M 12/08 EN



### **Table of Contents**

Features	1
Options	1
Marking	1
General Description	6
Automotive Temperature	7
Pin/Ball Assignments and Descriptions	
Functional Description	
Initialization	.15
Register Definition	.17
Mode Register.	.17
Burst Length (BL)	.17
Operating Mode	.18
Write Burst Mode	
Burst Type	
CAS Latency (CL)	
Commands	
The COMMAND INHIBIT.	
NO OPERATION (NOP)	
LOAD MODE REGISTER	
ACTIVE	
READ	
WRITE	
PRECHARGE	
Auto Precharge	
BURST TERMINATE	
AUTO REFRESH	.24
SELF REFRESH	
Operations	
Bank/Row Activation.	
READs	
WRITEs	
PRECHARGE	
Power-Down	
Clock Suspend.	
Burst Read/Single Write Mode	
Concurrent Auto Precharge	
READ with Auto Precharge	
WRITE with Auto Precharge	
Electrical Specifications.	.46
Temperature and Thermal Impedance	
Notes	
Timing Diagrams	
Package Dimensions	
	.75



### **List of Figures**

Figure 1:	64 Meg x 4 SDRAM Functional Block Diagram	7
Figure 2:	32 Meg x 8 SDRAM Functional Block Diagram	
Figure 3:	16 Meg x 16 SDRAM Functional Block Diagram	
Figure 4:	54-Pin TSOP Assignment (Top View)	
Figure 5:	60-Ball FBGA Assignment (Top View)	.11
Figure 6:	54-Ball FBGA Assignment (Top View)	.12
Figure 7:	Mode Register Definition	.18
Figure 8:	CAS Latency	
Figure 9:	Terminating a WRITE Burst	.24
Figure 10:	Activating a Specific Row in a Specific Bank	26
Figure 11:	Example: Meeting <sup>t</sup> RCD (MIN) When $2 < {}^{t}RCD$ (MIN)/ ${}^{t}CK \le 3$	26
Figure 12:	READ Command	27
Figure 13:	Consecutive READ Bursts	28
Figure 14:	Random READ Accesses	
Figure 15:	READ-to-WRITE	
Figure 16:	READ-to-WRITE with Extra Clock Cycle	30
Figure 17:	READ-to-PRECHARGE	
Figure 18:	Terminating a READ Burst	32
Figure 19:	WRITE Command	
Figure 20:	WRITE Burst	
Figure 21:	WRITE-to-WRITE	
Figure 22:	Random WRITE Cycles	
Figure 23:	WRITE-to-READ	
Figure 24:	WRITE-to-PRECHARGE	
Figure 25:	PRECHARGE Command	
Figure 26:	Power-Down	
Figure 27:	Clock Suspend During WRITE Burst	37
Figure 28:	Clock Suspend During READ Burst	.38
Figure 29:	READ With Auto Precharge Interrupted by a READ	
Figure 30:	READ With Auto Precharge Interrupted by a WRITE	.39
Figure 31:	WRITE With Auto Precharge Interrupted by a READ	.40
Figure 32:	WRITE With Auto Precharge Interrupted by a WRITE	.40
Figure 33:	Example Temperature Test Point Location, 54-Pin TSOP: Top View	.48
Figure 34:	Example Temperature Test Point Location, 54-Ball VFBGA: Top View	.48
Figure 35:	Example Temperature Test Point Location, 60-Ball FBGA: Top View	.48
Figure 36:	Initialize and Load Mode Register	.56
Figure 37:	Power-Down Mode	.57
Figure 38:	Clock Suspend Mode	.58
Figure 39:	Auto Refresh Mode	
Figure 40:	Self Refresh Mode	.60
Figure 41:	Read – Without Auto Precharge	.61
Figure 42:	Read – With Auto Precharge	
Figure 43:	Single Read – Without Auto Precharge	.63
Figure 44:	Single Read - With Auto Precharge	
Figure 45:	Alternating Bank Read Accesses	.65
Figure 46:	Read – Full-Page Burst	.66
Figure 47:	Read – DQM Operation	.67
Figure 48:	Write – Without Auto Precharge	.68
Figure 49:	Write – With Auto Precharge	.69
Figure 50:	Single Write – Without Auto Precharge	.70
Figure 51:	Single Write – With Auto Precharge	.71
Figure 52:	Alternating Bank Write Accesses	.72
Figure 53:	Write – Full-Page Burst	
Figure 54:	Write – DQM Operation	
Figure 55:	54-Pin Plastic TSOP (400 mil)	
Figure 56:	60-Ball FBGA "FB" Package, 8mm x 16mm (x4, x8)	





### **List of Tables**

Table 1:	Address Table	1
Table 2:	Key Timing Parameters	1
Table 3:	256Mb SDRAM Part Numbers	6
Table 4:	54-Pin TSOP Descriptions.	13
Table 5:	54-Ball and 60-Ball FBGA Descriptions	14
Table 6:	Burst Definition.	
Table 7:	CAS Latency	
Table 8:	Truth Table 1 - Commands and DQM Operation	
Table 9:	Truth Table 2 – CKE	41
Table 10:	Truth Table 3 – Current State Bank n, Command to Bank n	42
Table 11:	Truth Table 4 - Current State Bank n, Command to Bank m	44
Table 12:	Absolute Maximum Ratings	46
Table 13:	Temperature Limits	
Table 14:	Thermal Impedance Simulated Values	47
Table 15:	DC Electrical Characteristics and Operating Conditions	
Table 16:	IDD Specifications and Conditions (-6A)	49
Table 17:	IDD Specifications and Conditions (-7E, -75)	49
Table 18:	Capacitance	
Table 19:	Electrical Characteristics and Recommended AC Operating Conditions (-6A)	51
Table 20:	Electrical Characteristics and Recommended AC Operating Conditions (-7E, -75)	52
Table 21:	AC Functional Characteristics (-6A)	53
Table 22:	AC Functional Characteristics (-7E, -75)	53



#### Table 3: 256Mb SDRAM Part Numbers

Part Numbers	Architecture	Package
MT48LC64M4A2TG	64 Meg x 4	54-pin TSOP II
MT48LC64M4A2P	64 Meg x 4	54-pin TSOP II
MT48LC64M4A2FB <sup>1</sup>	64 Meg x 4	60-ball FBGA
MT48LC64M4A2BB <sup>1</sup>	64 Meg x 4	60-ball FBGA
MT48LC32M8A2TG	32 Meg x 8	54-pin TSOP II
MT48LC32M8A2P	32 Meg x 8	54-pin TSOP II
MT48LC32M8A2FB <sup>1</sup>	32 Meg x 8	60-ball FBGA
MT48LC32M8A2BB <sup>1</sup>	32 Meg x 8	60-ball FBGA
MT48LC16M16A2TG	16 Meg x 16	54-pin TSOP II
MT48LC16M16A2P	16 Meg x 16	54-pin TSOP II
MT48LC16M16A2FG	16 Meg x 16	54-ball FBGA
MT48LC16M16A2BG	16 Meg x 16	54-ball FBGA

Notes: 1. Actual FBGA part marking shown on pages 76 and 77.

### **General Description**

The 256Mb SDRAM is a high-speed CMOS, dynamic random-access memory containing 268,435,456 bits. It is internally configured as a quad-bank DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Each of the x4's 67,108,864-bit banks is organized as 8,192 rows by 2,048 columns by 4 bits. Each of the x8's 67,108,864-bit banks is organized as 8,192 rows by 1,024 columns by 8 bits. Each of the x16's 67,108,864-bit banks is organized as 8,192 rows by 512 columns by 16 bits.

Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed (BA0, BA1 select the bank; A0–A12 select the row). The address bits registered coincident with the READ or WRITE command are used to select the starting column location for the burst access.

The SDRAM provides for programmable read or write burst lengths (BL) of 1, 2, 4, or 8 locations, or the full page, with a burst terminate option. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst sequence.

The 256Mb SDRAM uses an internal pipelined architecture to achieve high-speed operation. This architecture is compatible with the 2*n* rule of prefetch architectures, but it also allows the column address to be changed on every clock cycle to achieve a high-speed, fully random access. Precharging one bank while accessing one of the other three banks will hide the PRECHARGE cycles and provide seamless, high-speed, random-access operation.

The 256Mb SDRAM is designed to operate in 3.3V memory systems. An auto refresh mode is provided, along with a power-saving, power-down mode. All inputs and outputs are LVTTL-compatible.




SDRAMs offer substantial advances in DRAM operating performance, including the ability to synchronously burst data at a high data rate with automatic column-address generation, the ability to interleave between internal banks to hide precharge time, and the capability to randomly change column addresses on each clock cycle during a burst access.

### **Automotive Temperature**

The automotive temperature (AT) option adheres to the following specifications:


- 16ms refresh rate
- Self refresh not supported
- Ambient and case temperature cannot be less than -40°C or greater than +105°C



#### Figure 1: 64 Meg x 4 SDRAM Functional Block Diagram
















## **Pin/Ball Assignments and Descriptions**

#### Figure 4: 54-Pin TSOP Assignment (Top View)

<u>x4</u>	<u>_x8</u>	<u>x16</u>						<u>x16</u>	<u>x8</u>	x4
-	_ DQ0	VDD	Щ	1• 2	$\bigcirc$	54		Vss	- DQ7	- NC
-	-	DQ0 VddQ		2		53 52		DQ15 VssQ	-	-
NC	NC	DQ1		4		52	H	DQ14	NC	NC
DQ0		DQ1		5		50		DQ14	DQ6	DQ3
-	-	VssQ		6		49	FR.	VDDQ	-	-
NC	NC	DQ3		7		48		DQ12	NC	NC
		DQ4		8		47		DQ11	DQ5	NC
_	_	VDDQ		9		46	E	VssQ	_	-
NC	NC	DQ5		10		45		DQ10	NC	NC
DQ1	DQ3	DQ6		11		44		DQ9	DQ4	DQ2
-	-	VssQ		12		43		VddQ	-	-
NC	NC	DQ7		13		42		DQ8	NC	NC
-	-	Vdd		14		41		Vss	-	-
NC	NC	DQML		15		40	Þ	NC	-	-
-	-	WE#		16		39	Ē	DQMH	DQM	DQM
-	-	CAS#		17		38	þ.	CLK	-	-
-	-	RAS#		18		37	μ Π	CKE	-	-
-	-	CS#		19		36		A12	-	-
-	-	BA0		20		35		A11	-	-
-	-	BA1		21		34		A9	-	-
-	-	A10		22		33		A8	-	-
-	-	A0		23		32		A7	-	-
-	-	A1		24		31		A6	-	-
-	-	A2		25		30		A5	-	-
-	-	A3		26		29		A4	-	-
-	-	Vdd	Щ	27	$\square$	28	Щ	Vss	-	-

Notes: 1. The # symbol indicates signal is active LOW. A dash (-) indicates x8 and x4 pin function is same as x16 pin function.




#### 256Mb: x4, x8, x16 SDRAM Pin/Ball Assignments and Descriptions

32 Meg x 8 SDRAM

8mm x 16mm "FB"

#### Figure 5: 60-Ball FBGA Assignment (Top View)


64 Meg x 4 SDRAM 8mm x 16mm "FB"



Note: FBGA pin symbol, type, and descriptions are identical to the listing in Table 4 on page 13.



#### Figure 6: 54-Ball FBGA Assignment (Top View)



Notes: 1. The balls at A4, A5, and A6 are absent from the physical package. They are included to illustrate that rows 4, 5, and 6 exist, but contain no solder balls.



#### Table 4:54-Pin TSOP Descriptions

Pin Numbers	Symbol	Туре	Description
38	CLK	Input	Clock: CLK is driven by the system clock. All SDRAM input signals are sampled on the positive edge of CLK. CLK also increments the internal burst counter and controls the output registers.
37	CKE	Input	Clock enable: CKE activates (HIGH) and deactivates (LOW) the CLK signal. Deactivating the clock provides PRECHARGE power-down and SELF REFRESH operation (all banks idle), ACTIVE power-down (row active in any bank), or CLOCK SUSPEND operation (burst/access in progress). CKE is synchronous except after the device enters power-down and self refresh modes, where CKE becomes asynchronous until after exiting the same mode. The input buffers, including CLK, are disabled during power-down and self refresh modes, providing low standby power. CKE may be tied HIGH.
19	CS#	Input	Chip select: CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH, but READ/WRITE bursts already in progress will continue and DQM operation will retain its DQ mask capability while CS# is HIGH. CS# provides for external bank selection on systems with multiple banks. CS# is considered part of the command code.
16, 17, 18	WE#, CAS#, RAS#	Input	Command inputs: WE#, CAS#, and RAS# (along with CS#) define the command being entered.
39	x4, x8: DQM	Input	Input/output mask: DQM is an input mask signal for write accesses and
15, 39	x16: DQML, DQMH		an output enable signal for read accesses. Input data is masked when DQM is sampled HIGH during a WRITE cycle. The output buffers are placed in a High-Z state (two-clock latency) when DQM is sampled HIGH during a READ cycle. On the x4 and x8, DQML (Pin 15) is a NC and DQMH is DQM. On the x16, DQML corresponds to DQ0–DQ7 and DQMH corresponds to DQ8–DQ15. DQML and DQMH are considered same state when referenced as DQM.
20, 21	BA0, BA1	Input	Bank address inputs: BA0 and BA1 define to which bank the ACTIVE, READ, WRITE, or PRECHARGE command is being applied.
23–26, 29–34, 22, 35, 36	A0-A12	Input	Address inputs: A0–A12 are sampled during the ACTIVE command (row- address A0–A12) and READ or WRITE command (column-address A0–A9, A11 [x4]; A0–A9 [x8]; A0–A8 [x16]; with A10 defining auto precharge) to select one location out of the memory array in the respective bank. A10 is sampled during a PRECHARGE command to determine whether all banks are to be precharged (A10 [HIGH]) or bank selected by (A10 [LOW]). The address inputs also provide the op-code during a LOAD MODE REGISTER command.
2, 4, 5, 7, 8, 10, 11, 13, 42, 44, 45, 47, 48, 50, 51, 53	DQ0-DQ15	x16: I/O	Data input/output: Data bus for x16 (pins 4, 7, 10, 13, 42, 45, 48, and 51 are NCs for x8; and pins 2, 4, 7, 8, 10, 13, 42, 45, 47, 48, 51, and 53 are NCs for x4).
2, 5, 8, 11, 44, 47, 50, 53	DQ0-DQ7	x8: I/O	Data input/output: Data bus for x8 (pins 2, 8, 47, 53 are NCs for x4).
5, 11, 44, 50	DQ0-DQ3	x4: I/O	Data input/output: Data bus for x4.
40	NC	-	No connect: This pin should be left unconnected.
3, 9, 43, 49	VddQ	Supply	DQ power: DQ power to the die for improved noise immunity.
6, 12, 46, 52	VssQ	Supply	DQ ground: DQ ground to the die for improved noise immunity.
1, 14, 27	Vdd	Supply	Power supply: +3.3V ±0.3V.
28, 41, 54	Vss	Supply	Ground.



54-Ball	60-Ball	Symbol	Tuno	Description
FBGA	FBGA	Symbol	Туре	Description
F2	К2	CLK	Input	Clock: CLK is driven by the system clock. All SDRAM input signals are sampled on the positive edge of CLK. CLK also increments the internal
				burst counter and controls the output registers.
F3	L2	СКЕ	Input	Clock enable: CKE activates (HIGH) and deactivates (LOW) the CLK
15	LZ	OILE	mpar	signal. Deactivating the clock provides PRECHARGE power-down and
				SELF REFRESH operation (all banks idle), ACTIVE power-down (row
				active in any bank), or CLOCK SUSPEND operation (burst/access in
				progress). CKE is synchronous except after the device enters power-
				down and self refresh modes, where CKE becomes asynchronous until
				after exiting the same mode. The input buffers, including CLK, are disabled during power-down and self refresh modes, providing low
				standby power. CKE may be tied HIGH.
G9	L8	CS#	Input	Chip select: CS# enables (registered LOW) and disables (registered
07			mpar	HIGH) the command decoder. All commands are masked when CS# is
				registered HIGH, but READ/WRITE bursts already in progress will
				continue and DQM operation will retain its DQ mask capability while
				CS# is HIGH. CS# provides for external bank selection on systems with
			linesist	multiple banks. CS# is considered part of the command code.
F7, F8, F9	J8, K7, J7	CAS#, RAS#, WE#	Input	Command inputs: CAS#, RAS#, and WE# (along with CS#) define the command being entered.
E8, F1	J2	DQM,	Input	Input/output mask: DQM is sampled HIGH and is an input mask signal
20,11	JZ	LDQM,	input	for write accesses and an output enable signal for read accesses. Input
		UDQM		data is masked during a WRITE cycle. The output buffers are placed in
				a High-Z state (two-clock latency) when during a READ cycle. LDQM
				corresponds to DQ0–DQ7; UDQM corresponds to DQ8–DQ15. LDQM
07.00				and UDQM are considered same state when referenced as DQM.
G7, G8	M8, M7	BA0, BA1	Input	Bank address input(s): BA0 and BA1 define to which bank the ACTIVE,
				READ, WRITE, or PRECHARGE command is being applied. These balls also provide the op-code during a LOAD MODE REGISTER command.
H7, H8, J8,	N7, P8, P7,	A0-A12	Input	Address inputs: A0–A12 are sampled during the ACTIVE command
J7, J3, J2, H3,	R8, R1, P2,		mpar	(row-address A0–A12) and READ or WRITE command (column-address
H2, H1, G3,	P1, N2, N1,			A0–A9, A11 [x4]; A0–A9 [x8]; A0–A8 [x16]; with A10 defining auto
H9, G2, G1	M2, N8, M1,			precharge) to select one location out of the memory array in the
	L1			respective bank. A10 is sampled during a PRECHARGE command to
				determine whether all banks are to be precharged (A10 HIGH) or bank
				selected by BA0, BA1 (LOW). The address inputs also provide the op- code during a LOAD MODE REGISTER command.
A8, B9, B8,		DQ0-DQ15	I/O	Data input/output: Data bus.
C9, C8, D9,		Deo Dello	1/0	
D8, E9, E1,				
D2, D1, C2,				
C1, B2, B1,				
A2				Data input/output: Data hus
	C7, F7, F2, C2	DQ0-DQ3	(x4) I/O	Data input/output: Data bus.
	A8, C7, D8,	DQ0-DQ7	(x8) I/O	Data input/output: Data bus.
	F7, F2, D1,			
E2	C2, A1	NC		No connect: These balls should be left unconnected
EZ		NC	-	No connect: These balls should be left unconnected.



54-Ball FBGA	60-Ball FBGA	Symbol	Туре	Description
	A1, A8, B1,	NC	x4	No connect: These balls should be left unconnected.
	B8, D1, D2,			G1 is a no connect for this part, but may be used as A12 in future
	D7, D8, E1,			designs.
	E8, G1, G2,			
	G7, G8, H1,			
	H8, J1, K1,			
	K8, L7			
	B1, B8, D2,	NC	x8	No connect: These balls should be left unconnected.
	D7, E1, E8,			G1 is a no connect for this part, but may be used as A12 in future
	G1, G2, G7,			designs.
	G8, H1, H8,			
	J1, K1, K8,			
	L7			
A7, B3, C7,	B7, C1, E7,	VddQ	Supply	DQ power: DQ power to the die for improved noise immunity.
D3	F1			
A3, B7, C3,	B2, C8, E2,	VssQ	Supply	DQ ground: DQ ground to the die for improved noise immunity.
D7	F8			
A9, E7, J9	A7, R7	Vdd	Supply	Power supply: Voltage dependent on option.
A1, E3, J1	A2, H2, R2	Vss	Supply	Ground.

#### Table 5: 54-Ball and 60-Ball FBGA Descriptions (continued)

### **Functional Description**

In general, the 256Mb SDRAMs (16 Meg x 4 x 4 banks, 8 Meg x 8 x 4 banks, and 4 Meg x 16 x 4 banks) are quad-bank DRAMs that operate at 3.3V and include a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Each of the x4's 67,108,864-bit banks is organized as 8,192 rows by 2,048 columns by 4 bits. Each of the x8's 67,108,864-bit banks is organized as 8,192 rows by 1,024 columns by 8 bits. Each of the x16's 67,108,864-bit banks is organized as 8,192 rows by 512 columns by 16 bits.

Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed (BA0 and BA1 select the bank, A0–A12 select the row). The address bits (x4: A0–A9, A11; x8: A0–A9; x16: A0–A8) registered coincident with the READ or WRITE command are used to select the starting column location for the burst access.

Prior to normal operation, the SDRAM must be initialized. The following sections provide detailed information covering device initialization, register definition, command descriptions, and device operation.

### Initialization

SDRAMs must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operation. After power is applied to VDD and VDDQ (simultaneously) and the clock is stable (stable clock is defined as a signal cycling within timing constraints specified for the clock pin), the SDRAM requires a 100µs delay prior to issuing any command other than a COMMAND



INHIBIT or NOP. Starting at some point during this 100µs period and continuing at least through the end of this period, COMMAND INHIBIT or NOP commands must be applied.

After the 100µs delay has been satisfied with at least one COMMAND INHIBIT or NOP command having been applied, a PRECHARGE command should be applied. All banks must then be precharged, thereby placing the device in the all banks idle state.

Once in the idle state, at least two AUTO REFRESH cycles must be performed. After the AUTO REFRESH cycles are complete, the SDRAM is ready for mode register programming. Because the mode register will power up in an unknown state, it must be loaded prior to applying any operational command. If desired, the two AUTO REFRESH commands can be issued after the LMR command.

The recommended power-up sequence for SDRAMs:

- 1. Simultaneously apply power to VDD and VDDQ.
- 2. Assert and hold CKE at a LVTTL logic LOW since all inputs and outputs are LVTTL-compatible.
- 3. Provide stable CLOCK signal. Stable clock is defined as a signal cycling within timing constraints specified for the clock pin.
- 4. Wait at least 100  $\mu s$  prior to issuing any command other than a COMMAND INHIBIT or NOP.
- 5. Starting at some point during this 100µs period, bring CKE HIGH. Continuing at least through the end of this period, 1 or more COMMAND INHIBIT or NOP commands must be applied.
- 6. Perform a PRECHARGE ALL command.
- 7. Wait at least <sup>t</sup>RP time; during this time NOPs or DESELECT commands must be given. All banks will complete their precharge, thereby placing the device in the all banks idle state.
- 8. Issue an AUTO REFRESH command.
- 9. Wait at least <sup>t</sup>RFC time, during which only NOPs or COMMAND INHIBIT commands are allowed.
- 10. Issue an AUTO REFRESH command.
- 11. Wait at least <sup>t</sup>RFC time, during which only NOPs or COMMAND INHIBIT commands are allowed.
- 12. The SDRAM is now ready for mode register programming. Because the mode register will power up in an unknown state, it should be loaded with desired bit values prior to applying any operational command. Using the LMR command, program the mode register. The mode register is programmed via the MODE REGISTER SET command with BA1 = 0, BA0 = 0 and retains the stored information until it is programmed again or the device loses power. Not programming the mode register upon initialization will result in default settings which may not be desired. Outputs are guaranteed High-Z after the LMR command is issued. Outputs should be High-Z already before the LMR command is issued.
- 13. Wait at least <sup>t</sup>MRD time, during which only NOP or DESELECT commands are allowed.
- At this point the DRAM is ready for any valid command.
- **Note:** If desired, more than two AUTO REFRESH commands can be issued in the sequence. After steps 9 and 10 are complete, repeat them until the desired number of AUTO REFRESH + <sup>t</sup>RFC loops is achieved.



#### **Register Definition**

#### **Mode Register**

The mode register is used to define the specific mode of operation of the SDRAM. This definition includes the selection of BL, a burst type, CL, an operating mode, and a write burst mode, as shown in Figure 7 on page 18. The mode register is programmed via the LOAD MODE REGISTER command and will retain the stored information until it is programmed again or the device loses power.

Mode register bits M0–M2 specify BL, M3 specifies the type of burst (sequential or interleaved), M4–M6 specify CL, M7, and M8 specify the operating mode, M9 specifies the write burst mode, and M10 and M11 are reserved for future use. Address A12 (M12) is undefined but should be driven LOW during loading of the mode register.

The mode register must be loaded when all banks are idle, and the controller must wait the specified time before initiating the subsequent operation. Violating either of these requirements will result in unspecified operation.

#### Burst Length (BL)


Read and write accesses to the SDRAM are burst oriented, with BL being programmable, as shown in Figure 7 on page 18. BL determines the maximum number of column locations that can be accessed for a given READ or WRITE command. Burst lengths of 1, 2, 4, or 8 locations are available for both the sequential and the interleaved burst types, and a full-page burst is available for the sequential mode. The full-page burst is used in conjunction with the BURST TERMINATE command to generate arbitrary BLs.

Reserved states cannot be used, because unknown operation or incompatibility with future versions may result.

When a READ or WRITE command is issued, a block of columns equal to BL is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached. The block is uniquely selected by A1–A9, A11 (x4), A1–A9 (x8) or A1–A8 (x16) when BL = 2; by A2–A9, A11 (x4), A2–A9 (x8) or A2–A8 (x16) when BL = 4; and by A3–A9, A11 (x4), A3–A9 (x8) or A3–A8 (x16) when BL = 8. The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. Full-page bursts wrap within the page if the boundary is reached.



#### Figure 7: Mode Register Definition



#### **Operating Mode**

The normal operating mode is selected by setting M7 and M8 to zero; the other combinations of values for M7 and M8 are reserved for future use and/or test modes. The programmed BL applies to both READ and WRITE bursts.

Test modes and reserved states should not be used because unknown operation or incompatibility with future versions may result.

#### Write Burst Mode

When M9 = 0, BL programmed via M0–M2 applies to both READ and WRITE bursts; when M9 = 1, the programmed BL applies to READ bursts, but write accesses are single-location (nonburst) accesses.



#### **Burst Type**

Accesses within a given burst may be programmed either to be sequential or interleaved; this is referred to as the burst type and is selected via bit M3.

The ordering of accesses within a burst is determined by BL, the burst type, and the starting column address, as shown in Table 6.

#### Table 6:Burst Definition

Burst				Order of Accesses Within a Burst			
Length	Starting	g Colum	n Address	Type = Sequential	Type = Interleaved		
2			A0				
			0	0-1	0-1		
			1	1-0	1-0		
4		A1	A0				
		0	0	0-1-2-3	0-1-2-3		
		0	1	1-2-3-0	1-0-3-2		
		1	0	2-3-0-1	2-3-0-1		
		1	1	3-0-1-2	3-2-1-0		
8	A2	A1	A0				
	0	0	0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7		
	0	0	1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6		
	0	1	0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5		
	0	1	1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4		
	1	0	0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3		
	1	0	1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2		
	1	1	0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1		
	1	1	1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0		
Full page (y)		= A0–A1 <sup>2</sup> location (		Cn, Cn + 1, Cn + 2 Cn + 3, Cn + 4 Cn - 1, Cn	Not supported		

Notes: 1. For full-page accesses: y = 2,048 (x4); y = 1,024 (x8); y = 512 (x16).

- 2. For BL = 2, A1–A9, A11 (x4); A1–A9 (x8); or A1–A8 (x16) select the block-of-two burst; A0 selects the starting column within the block.
- 3. For BL = 4, A2–A9, A11 (x4); A2–A9 (x8); or A2–A8 (x16) select the block-of-four burst; A0–A1 select the starting column within the block.
- 4. For BL = 8, A3–A9, A11 (x4); A3–A9 (x8); or A3–A8 (x16) select the block-of-eight burst; A0–A2 select the starting column within the block.
- 5. For a full-page burst, the full row is selected and A0–A9, A11 (x4); A0–A9 (x8); or A0–A8 (x16) select the starting column.
- 6. Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block.
- 7. For BL = 1, A0–A9, A11 (x4); A0–A9 (x8); or A0–A8 (x16) select the unique column to be accessed, and mode register bit M3 is ignored.

CAS Latency (CL)


CL is the delay, in clock cycles, between the registration of a READ command and the availability of the first piece of output data. The latency can be set to two or three clocks.




If a READ command is registered at clock edge n and the latency is m clocks, the data will be available by clock edge n + m. The DQs will start driving as a result of the clock edge one cycle earlier (n + m - 1), and provided that the relevant access times are met, the data will be valid by clock edge n + m. For example, assuming that the clock cycle time is such that all relevant access times are met, if a READ command is registered at T0 and the latency is programmed to two clocks, the DQs will start driving after T1 and the data will be valid by T2, as shown in Figure 8. Table 7 on page 21 indicates the operating frequencies at which each CL setting can be used.

Reserved states cannot be used as unknown operation or incompatibility with future versions may result.

#### Figure 8: CAS Latency







#### Table 7: CAS Latency

	Allowable Operating Frequency (MHz)					
Speed	CL = 2	CL = 3				
-6A <sup>1</sup>	≤133	≤167				
-7E <sup>2</sup>	≤133	≤143				
-75	≤100	≤133				

Notes:

-6A speed grade supports latency of 3-3-3 cycles (CAS latency-<sup>t</sup>RCD-<sup>t</sup>RP) at 167 MHz (MAX).
 -7E speed grade supports latency of 2-2-2 cycles at 133 MHz (MAX).



## Commands

Truth Table 1 provides a quick reference of available commands. This is followed by a written description of each command. Three additional Truth Tables appear following "Operations" on page 25; these tables provide current state/next state information.

#### Table 8: Truth Table 1 - Commands and DQM Operation

Note: 1 applies to the entire table

Name (Function)	CS#	RAS#	CAS#	WE#	DQM	ADDR	DQs	Notes
COMMAND INHIBIT (NOP)	Н	Х	Х	Х	Х	Х	Х	
NO OPERATION (NOP)	L	Н	Н	Н	Х	Х	Х	
ACTIVE (Select bank and activate row)	L	L	Н	Н	Х	Bank/row	Х	3
READ (Select bank and column, and start READ burst)	L	Н	L	Н	L/H8	Bank/col	Х	4
WRITE (Select bank and column, and start WRITE burst)	L	Н	L	L	L/H8	Bank/col	Valid	4
BURST TERMINATE	L	Н	Н	L	Х	Х	Active	
PRECHARGE (Deactivate row in bank or banks)	L	L	Н	L	Х	Code	Х	5
AUTO REFRESH or SELF REFRESH (Enter self refresh mode)	L	L	L	Н	Х	Х	Х	6, 7
LOAD MODE REGISTER	L	L	L	L	Х	Op-code	Х	2
Write enable/output enable	-	-	-	-	L	-	Active	8
Write inhibit/output High-Z	-	-	-	-	Н	-	High-Z	8

Notes: 1. CKE is HIGH for all commands shown except SELF REFRESH.

- 2. A0-A11 define the op-code written to the mode register, and A12 should be driven LOW.
- 3. A0-A12 provide row address, and BA0, BA1 determine which bank is made active.
- 4. A0–A9, A11 (x4); A0–A9 (x8); or A0–A8 (x16) provide column address; A10 HIGH enables the auto precharge feature (nonpersistent), while A10 LOW disables the auto precharge feature; BA0, BA1 determine which bank is being read from or written to.
- 5. A10 LOW: BA0, BA1 determine the bank being precharged. A10 HIGH: All banks precharged and BA0, BA1 are "Don't Care."
- 6. This command is AUTO REFRESH if CKE is HIGH, SELF REFRESH if CKE is LOW.
- 7. Internal refresh counter controls row addressing; all inputs and I/Os are "Don't Care" except for CKE.
- 8. Activates or deactivates the DQs during WRITEs (zero-clock delay) and READs (two-clock delay).

#### The COMMAND INHIBIT

The COMMAND INHIBIT function prevents new commands from being executed by the SDRAM, regardless of whether the CLK signal is enabled. The SDRAM is effectively deselected. Operations already in progress are not affected.

#### **NO OPERATION (NOP)**

The NO OPERATION (NOP) command is used to perform a NOP to an SDRAM that is selected (CS# is LOW). This prevents unwanted commands from being registered during idle or wait states. Operations already in progress are not affected.



#### LOAD MODE REGISTER

The mode register is loaded via inputs A0–A11 (A12 should be driven LOW.) See "Register Definition" on page 17. The LOAD MODE REGISTER command can only be issued when all banks are idle, and a subsequent executable command cannot be issued until <sup>t</sup>MRD is met.

#### ACTIVE

The ACTIVE command is used to open (or activate) a row in a particular bank for a subsequent access. The value on the BA0, BA1 inputs selects the bank, and the address provided on inputs A0–A12 selects the row. This row remains active (or open) for accesses until a PRECHARGE command is issued to that bank. A PRECHARGE command must be issued before opening a different row in the same bank.

#### READ

The READ command is used to initiate a burst read access to an active row. The value on the BA0, BA1 inputs selects the bank, and the address provided on inputs A0–A9, A11 (x4), A0–A9 (x8), or A0–A8 (x16) selects the starting column location. The value on input A10 determines whether auto precharge is used. If auto precharge is selected, the row being accessed will be precharged at the end of the READ burst; if auto precharge is not selected, the row will remain open for subsequent accesses. Read data appears on the DQs subject to the logic level on the DQM inputs two clocks earlier. If a given DQM signal was registered HIGH, the corresponding DQs will be High-Z two clocks later; if the DQM signal was registered LOW, the DQs will provide valid data.

#### WRITE

The WRITE command is used to initiate a burst write access to an active row. The value on the BA0, BA1 inputs selects the bank, and the address provided on inputs A0–A9; A11 (x4); A0–A9 (x8); or A0–A8 (x16) selects the starting column location. The value on input A10 determines whether auto precharge is used. If auto precharge is selected, the row being accessed will be precharged at the end of the WRITE burst; if auto precharge is not selected, the row will remain open for subsequent accesses. Input data appearing on the DQs is written to the memory array subject to the DQM input logic level appearing coincident with the data. If a given DQM signal is registered LOW, the corresponding data will be written to memory; if the DQM signal is registered HIGH, the corresponding data inputs will be ignored, and a WRITE will not be executed to that byte/column location.

#### PRECHARGE

The PRECHARGE command is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row access a specified time (<sup>t</sup>RP) after the PRECHARGE command is issued. Input A10 determines whether one or all banks are to be precharged, and in the case where only one bank is to be precharged, inputs BA0, BA1 select the bank. Otherwise BA0, BA1 are treated as "Don't Care." After a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank.



### **Auto Precharge**


Auto precharge is a feature that performs the same individual-bank precharge function described above, without requiring an explicit command. This is accomplished by using A10 to enable auto precharge in conjunction with a specific READ or WRITE command. A precharge of the bank/row that is addressed with the READ or WRITE command is automatically performed upon completion of the READ or WRITE burst, except in the full-page burst mode, where auto precharge does not apply. Auto precharge is nonpersistent in that it is either enabled or disabled for each individual READ or WRITE command.

Auto precharge ensures that the precharge is initiated at the earliest valid stage within a burst. The user must not issue another command to the same bank until the precharge time (<sup>t</sup>RP) is completed. This is determined as if an explicit PRECHARGE command was issued at the earliest possible time, as described for each burst type in "Operations" on page 25.

#### **BURST TERMINATE**

The BURST TERMINATE command is used to truncate either fixed-length or full-page bursts. The most recently registered READ or WRITE command prior to the BURST TERMINATE command will be truncated, as shown in "Operations" on page 25. The BURST TERMINATE command does not precharge the row; the row will remain open until a PRECHARGE command is issued.

#### Figure 9: Terminating a WRITE Burst



Note: DQM is LOW

#### **AUTO REFRESH**

AUTO REFRESH is used during normal operation of the SDRAM and is analogous to CAS#-BEFORE-RAS# (CBR) refresh in conventional DRAMs. This command is nonpersistent, so it must be issued each time a refresh is required. All active banks must be precharged prior to issuing an AUTO REFRESH command. The AUTO REFRESH command should not be issued until the minimum <sup>t</sup>RP has been met after the PRECHARGE command, as shown in "Operations" on page 25.

The addressing is generated by the internal refresh controller. This makes the address bits a "Don't Care" during an AUTO REFRESH command. Regardless of device width, the 256Mb SDRAM requires 8,192 AUTO REFRESH cycles every 64ms (commercial and industrial) or 16ms (automotive). Providing a distributed AUTO REFRESH command every 7.813µs (commercial and industrial) or 1.953µs (automotive) will meet the refresh



requirement and ensure that each row is refreshed. Alternatively, 8,192 AUTO REFRESH commands can be issued in a burst at the minimum cycle rate (<sup>t</sup>RFC), once every 64ms (commercial and industrial) or 16ms (automotive).

#### **SELF REFRESH**

The SELF REFRESH command can be used to retain data in the SDRAM, even if the rest of the system is powered down. When in the self refresh mode, the SDRAM retains data without external clocking.

The SELF REFRESH command is initiated like an AUTO REFRESH command except CKE is disabled (LOW). After the SELF REFRESH command is registered, all the inputs to the SDRAM become a "Don't Care" with the exception of CKE, which must remain LOW.

After self refresh mode is engaged, the SDRAM provides its own internal clocking, causing it to perform its own AUTO REFRESH cycles. The SDRAM must remain in self refresh mode for a minimum period equal to <sup>t</sup>RAS and may remain in self refresh mode for an indefinite period beyond that.

The procedure for exiting self refresh requires a sequence of commands. First, CLK must be stable (stable clock is defined as a signal cycling within timing constraints specified for the clock pin) prior to CKE going back HIGH. After CKE is HIGH, the SDRAM must have NOP commands issued (a minimum of two clocks) for <sup>t</sup>XSR because time is required for the completion of any internal refresh in progress.

Upon exiting the self refresh mode, AUTO REFRESH commands must be issued every 7.81 $\mu s$  or less as both SELF REFRESH and AUTO REFRESH utilize the row refresh counter.

Self refresh is not supported on automotive temperature (AT) devices.

## **Operations**

#### **Bank/Row Activation**


Before any READ or WRITE commands can be issued to a bank within the SDRAM, a row in that bank must be "opened." This is accomplished via the ACTIVE command, which selects both the bank and the row to be activated (see Figure 10 on page 26).

After opening a row (issuing an ACTIVE command), a READ or WRITE command may be issued to that row, subject to the <sup>t</sup>RCD specification. <sup>t</sup>RCD (MIN) should be divided by the clock period and rounded up to the next whole number to determine the earliest clock edge after the ACTIVE command on which a READ or WRITE command can be entered. For example, a <sup>t</sup>RCD specification of 20ns with a 125 MHz clock (8ns period) results in 2.5 clocks, rounded to 3. This is reflected in Figure 11 on page 26, which covers any case where  $2 < {}^{t}RCD$  (MIN)/<sup>t</sup>CK  $\leq 3$ . (The same procedure is used to convert other specification limits from time units to clock cycles.)

A subsequent ACTIVE command to a different row in the same bank can only be issued after the previous active row has been "closed" (precharged). The minimum time interval between successive ACTIVE commands to the same bank is defined by <sup>t</sup>RC.



A subsequent ACTIVE command to another bank can be issued while the first bank is being accessed, which results in a reduction of total row-access overhead. The minimum time interval between successive ACTIVE commands to different banks is defined by <sup>t</sup>RRD.







Figure 11: Example: Meeting <sup>t</sup>RCD (MIN) When 2 < <sup>t</sup>RCD (MIN)/<sup>t</sup>CK  $\leq$  3



READs

READ bursts are initiated with a READ command, as shown in Figure 12 on page 27.

The starting column and bank addresses are provided with the READ command, and auto precharge is either enabled or disabled for that burst access. If auto precharge is enabled, the row being accessed is precharged at the completion of the burst. For the generic READ commands used in the following illustrations, auto precharge is disabled.

During READ bursts, the valid data-out element from the starting column address will be available following CL after the READ command. Each subsequent data-out element will be valid by the next positive clock edge. Figure 13 on page 28 shows general timing for each possible CL setting.




Upon completion of a burst, assuming no other commands have been initiated, the DQs will go High-Z. A full-page burst will continue until terminated. (At the end of the page, it will wrap to the start address and continue.)

Data from any READ burst may be truncated with a subsequent READ command, and data from a fixed-length READ burst may be immediately followed by data from a READ command. In either case, a continuous flow of data can be maintained. The first data element from the new burst follows either the last element of a completed burst or the last desired data element of a longer burst that is being truncated. The new READ command should be issued *x* cycles before the clock edge at which the last desired data element is valid, where x = CL - 1.


This is shown in Figure 13 on page 28 for CL = 2 and CL = 3; data element n + 3 is either the last of a burst of four or the last desired of a longer burst. The 256Mb SDRAM uses a pipelined architecture and therefore does not require the 2n rule associated with a prefetch architecture. A READ command can be initiated on any clock cycle following a previous READ command. Full-speed random read accesses can be performed to the same bank, as shown in Figure 14 on page 29, or each subsequent READ may be performed to a different bank.

#### Figure 12: READ Command






#### Figure 13: Consecutive READ Bursts



Note: Each READ command may be to any bank. DQM is LOW.



#### Figure 14: Random READ Accesses



Note: Each READ command may be to any bank. DQM is LOW.


Data from any READ burst may be truncated with a subsequent WRITE command, and data from a fixed-length READ burst may be immediately followed by data from a WRITE command (subject to bus turnaround limitations). The WRITE burst may be initiated on the clock edge immediately following the last (or last desired) data element from the READ burst, provided that I/O contention can be avoided. In a given system design, there may be a possibility that the device driving the input data will go Low-Z before the SDRAM DQs go High-Z. In this case, at least a single-cycle delay should occur between the last read data and the WRITE command.

The DQM input is used to avoid I/O contention, as shown in Figure 15 and Figure 16 on page 30. The DQM signal must be asserted (HIGH) at least two clocks prior to the WRITE command (DQM latency is two clocks for output buffers) to suppress data-out from the READ. Once the WRITE command is registered, the DQs will go High-Z (or remain High-Z), regardless of the state of the DQM signal; provided the DQM was active on the clock just prior to the WRITE command that truncated the READ command. If not, the second WRITE will be an invalid WRITE. For example, if DQM was LOW during T4 in Figure 11 on page 26, then the WRITEs at T5 and T7 would be valid, while the WRITE at T6 would be invalid.




The DQM signal must be de-asserted prior to the WRITE command (DQM latency is zero clocks for input buffers) to ensure that the written data is not masked. Figure 10 on page 26 shows the case where the clock frequency allows for bus contention to be avoided without adding a NOP cycle, and Figure 16 shows the case where the additional NOP is needed.

#### Figure 15: READ-to-WRITE



Note: CL = 3 is used for illustration. The READ command may be to any bank, and the WRITE command may be to any bank. If a burst of one is used, then DQM is not required.

#### Figure 16: READ-to-WRITE with Extra Clock Cycle



Note: CL = 3 is used for illustration. The READ command may be to any bank, and the WRITE command may be to any bank.

A fixed-length READ burst may be followed by, or truncated with, a PRECHARGE command to the same bank (provided that auto precharge was not activated), and a full-page burst may be truncated with a PRECHARGE command to the same bank. The PRECHARGE command should be issued *x* cycles before the clock edge at which the last desired data element is valid, where x = CL - 1. This is shown in Figure 17 on page 31 for each possible CL; data element n + 3 is either the last of a burst of four or the last desired




of a longer burst. Following the PRECHARGE command, a subsequent command to the same bank cannot be issued until <sup>t</sup>RP is met. Note that part of the row precharge time is hidden during the access of the last data element(s).

In the case of a fixed-length burst being executed to completion, a PRECHARGE command issued at the optimum time (as described above) provides the same operation that would result from the same fixed-length burst with auto precharge. The disadvantage of the PRECHARGE command is that it requires command and address buses to be available at the appropriate time to issue the command; the advantage of the PRECHARGE command is that it can be used to truncate fixed-length or full-page bursts.

Full-page READ bursts can be truncated with the BURST TERMINATE command, and fixed-length READ bursts may be truncated with a BURST TERMINATE command, provided that auto precharge was not activated. The BURST TERMINATE command should be issued *x* cycles before the clock edge at which the last desired data element is valid, where x = CL - 1. This is shown in Figure 18 on page 32 for each possible CL; data element n + 3 is the last desired data element of a longer burst.


#### Figure 17: READ-to-PRECHARGE



Note: DQM is LOW.



#### Figure 18: Terminating a READ Burst



Note: DQM is LOW.

#### WRITEs


WRITE bursts are initiated with a WRITE command, as shown in Figure 19 on page 33.

The starting column and bank addresses are provided with the WRITE command, and auto precharge is either enabled or disabled for that access. If auto precharge is enabled, the row being accessed is precharged at the completion of the burst. For the generic WRITE commands used in the following illustrations, auto precharge is disabled.


During WRITE bursts, the first valid data-in element will be registered coincident with the WRITE command. Subsequent data elements will be registered on each successive positive clock edge. Upon completion of a fixed-length burst, assuming no other commands have been initiated, the DQs will remain High-Z, and any additional input data will be ignored (see Figure 20 on page 33). A full-page burst will continue until terminated. (At the end of the page, it will wrap to the start address and continue.)



#### Figure 19: WRITE Command



#### Figure 20: WRITE Burst




Data for any WRITE burst may be truncated with a subsequent WRITE command, and data for a fixed-length WRITE burst may be immediately followed by data for a WRITE command. The new WRITE command can be issued on any clock following the previous WRITE command, and the data provided coincident with the new command applies to the new command. An example is shown in Figure 21 on page 34. Data n + 1 is either the last of a burst of two or the last desired of a longer burst. The 256Mb SDRAM uses a pipe-lined architecture and therefore does not require the 2n rule associated with a prefetch architecture. A WRITE command can be initiated on any clock cycle following a previous WRITE command. Full-speed random write accesses within a page can be performed to the same bank, as shown in Figure 22 on page 34, or each subsequent WRITE may be performed to a different bank.




Data for any WRITE burst may be truncated with a subsequent READ command, and data for a fixed-length WRITE burst may be immediately followed by a READ command. After the READ command is registered, the data inputs will be ignored, and WRITEs will not be executed. An example is shown in Figure 23. Data n + 1 is either the last of a burst of two or the last desired of a longer burst.

#### Figure 21: WRITE-to-WRITE




Note: DQM is LOW. Each WRITE command may be to any bank.

#### Figure 22: Random WRITE Cycles



#### Figure 23: WRITE-to-READ




Data for a fixed-length WRITE burst may be followed by, or truncated with, a PRECHARGE command to the same bank (provided that auto precharge was not activated), and a full-page WRITE burst may be truncated with a PRECHARGE command to the same bank. The PRECHARGE command should be issued <sup>t</sup>WR after the clock edge at



which the last desired input data element is registered. The auto precharge mode requires a <sup>t</sup>WR of at least one clock plus time, regardless of frequency. In addition, when truncating a WRITE burst, the DQM signal must be used to mask input data for the clock edge prior to, and the clock edge coincident with, the PRECHARGE command. An example is shown in Figure 24. Data n + 1 is either the last of a burst of two or the last desired of a longer burst. Following the PRECHARGE command, a subsequent command to the same bank cannot be issued until <sup>t</sup>RP is met. The PRECHARGE is issued coincident with the second clock (see Figure 24).

In the case of a fixed-length burst being executed to completion, a PRECHARGE command issued at the optimum time (as described above) provides the same operation that would result from the same fixed-length burst with auto precharge. The disadvantage of the PRECHARGE command is that it requires that the command and address buses be available at the appropriate time to issue the command; the advantage of the PRECHARGE command is that it can be used to truncate fixed-length or full-page bursts.

Fixed-length or full-page WRITE bursts can be truncated with the BURST TERMINATE command. When truncating a WRITE burst, the input data applied coincident with the BURST TERMINATE command will be ignored. The last data written (provided that DQM is LOW at that time) will be the input data applied one clock previous to the BURST TERMINATE command. This is shown in Figure 9 on page 24, where data *n* is the last desired data element of a longer burst.



#### Figure 24: WRITE-to-PRECHARGE

Note: DQM could remain LOW in this example if the WRITE burst is a fixed length of two.



#### PRECHARGE


The PRECHARGE command (see Figure 25 on page 36) is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row access some specified time (<sup>t</sup>RP) after the PRECHARGE command is issued. Input A10 determines whether one or all banks are to be precharged, and in the case where only one bank is to be precharged, inputs BA0, BA1 select the bank. When all banks are to be precharged, inputs BA0, BA1 are treated as "Don't Care." After a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank.

#### **Power-Down**

Power-down occurs if CKE is registered LOW coincident with a NOP or COMMAND INHIBIT when no accesses are in progress. If power-down occurs when all banks are idle, this mode is referred to as precharge power-down; if power-down occurs when there is a row active in any bank, this mode is referred to as active power-down. Entering power-down deactivates the input and output buffers, excluding CKE, for maximum power savings while in standby. The device may not remain in the power-down state longer than the refresh period (<sup>t</sup>REF or <sup>t</sup>REF<sub>AT</sub>) since no REFRESH operations are performed in this mode.


The power-down state is exited by registering a NOP or COMMAND INHIBIT and CKE HIGH at the desired clock edge (meeting <sup>t</sup>CKS). See Figure 26 on page 37.

#### Figure 25: PRECHARGE Command





### Figure 26: Power-Down




## **Clock Suspend**

The clock suspend mode occurs when a column access/burst is in progress and CKE is registered LOW. In the clock suspend mode, the internal clock is deactivated, "freezing" the synchronous logic.

For each positive clock edge on which CKE is sampled LOW, the next internal positive clock edge is suspended. Any command or data present on the input pins at the time of a suspended internal clock edge is ignored; any data present on the DQ pins remains driven; and burst counters are not incremented, as long as the clock is suspended. (See examples in Figure 27 and Figure 28 on page 38.)


Clock suspend mode is exited by registering CKE HIGH; the internal clock and related operation will resume on the subsequent positive clock edge.

### Figure 27: Clock Suspend During WRITE Burst





### Figure 28: Clock Suspend During READ Burst



Note: For this example, CL = 2, BL = 4 or greater, and DQM is LOW.

## **Burst Read/Single Write Mode**

The burst read/single write mode is entered by programming the WRITE burst mode bit (M9) in the mode register to a logic 1. In this mode, all WRITE commands result in the access of a single column location (burst of one), regardless of the programmed BL. READ commands access columns according to the programmed BL and sequence, just as in the normal mode of operation (M9 = 0).

## **Concurrent Auto Precharge**

An access command (READ or WRITE) to another bank while an access command with auto precharge enabled is executing is not allowed by SDRAMs, unless the SDRAM supports concurrent auto precharge. Micron SDRAMs support concurrent auto precharge. Four cases where concurrent auto precharge occurs are defined below.

### **READ with Auto Precharge**

- Interrupted by a READ (with or without auto precharge): A READ to bank *m* will interrupt a READ on bank *n*, CL later. The precharge to bank *n* will begin when the READ to bank *m* is registered (Figure 29 on page 39).
- Interrupted by a WRITE (with or without auto precharge): A WRITE to bank *m* will interrupt a READ on bank *n* when registered. DQM should be used two clocks prior to the WRITE command to prevent bus contention. The precharge to bank *n* will begin when the WRITE to bank *m* is registered (Figure 30 on page 39).


### WRITE with Auto Precharge

• Interrupted by a READ (with or without auto precharge): A READ to bank *m* will interrupt a WRITE on bank *n* when registered, with the data-out appearing CL later. The precharge to bank *n* will begin after <sup>t</sup>WR is met, where <sup>t</sup>WR begins when the READ to bank *m* is registered. The last valid WRITE to bank *n* will be data-in registered one clock prior to the READ to bank *m* (Figure 31 on page 40).




• Interrupted by a WRITE (with or without auto precharge): A WRITE to bank m will interrupt a WRITE on bank n when registered. The precharge to bank n will begin after <sup>t</sup>WR is met, where <sup>t</sup>WR begins when the WRITE to bank m is registered. The last valid data WRITE to bank n will be data registered one clock prior to a WRITE to bank m (Figure 32 on page 40).







Notes: 1. DQM is LOW.





















Notes: 1. DQM is LOW.



## Table 9: Truth Table 2 - CKE

Notes 1-4 apply to the entire table

CKE <sub>n - 1</sub>	CKE <sub>n</sub>	Current State	Command <sub>n</sub>	Action <sub>n</sub>	Notes
L	L	Power-down	Х	Maintain power-down	
		Self refresh	Х	Maintain self refresh	
		Clock suspend	Х	Maintain clock suspend	
L	Н	Power-down	COMMAND INHIBIT or NOP	Exit power-down	5
		Self refresh	COMMAND INHIBIT or NOP	Exit self refresh	6
		Clock suspend	Х	Exit clock suspend	7
Н	L	All banks idle	COMMAND INHIBIT or NOP	Power-down entry	
		All banks idle	AUTO REFRESH	Self refresh entry	
		Reading or writing	WRITE or NOP	Clock suspend entry	
Н	Н		See Table 10 on page 42		

Notes: 1.  $CKE_n$  is the logic state of CKE at clock edge n;  $CKE_{n-1}$  was the state of CKE at the previous clock edge.

2. Current state is the state of the SDRAM immediately prior to clock edge n.

- Command<sub>n</sub> is the command registered at clock edge n, and Action<sub>n</sub> is a result of Command<sub>n</sub>.
- 4. All states and sequences not shown are illegal or reserved.
- 5. Exiting power-down at clock edge n will put the device in the all banks idle state in time for clock edge n + 1 (provided that <sup>t</sup>CKS is met).
- 6. Exiting self refresh at clock edge n will put the device in the all banks idle state after <sup>t</sup>XSR is met. COMMAND INHIBIT or NOP commands should be issued on any clock edges occurring during the <sup>t</sup>XSR period. A minimum of two NOP commands must be provided during <sup>t</sup>XSR period.
- 7. After exiting clock suspend at clock edge n, the device will resume operation and recognize the next command at clock edge n + 1.



### Table 10: Truth Table 3 - Current State Bank n, Command to Bank n

Notes 1–6 apply to the entire table; notes appear below and on page 43

Current State	CS#	RAS#	CAS#	WE#	Command (Action)	Notes
Any	Н	Х	Х	Х	COMMAND INHIBIT (NOP/continue previous operation)	
	L	Н	Н	Н	NO OPERATION (NOP/continue previous operation)	
Idle	L	L	Н	Н	ACTIVE (Select and activate row)	
	L	L	L	Н	AUTO REFRESH	7
	L	L	L	L	LOAD MODE REGISTER	7
	L	L	Н	L	PRECHARGE	11
Row active	L	Н	L	Н	READ (Select column and start READ burst)	10
	L	Н	L	L	WRITE (Select column and start WRITE burst)	10
	L	L	Н	L	PRECHARGE (Deactivate row in bank or banks)	8
Read	L	Н	L	Н	READ (Select column and start new READ burst)	10
(auto	L	Н	L	L	WRITE (Select column and start WRITE burst)	10
precharge disabled)	L	L	Н	L	PRECHARGE (Truncate READ burst, start PRECHARGE)	8
uisableu)	L	Н	Н	L	BURST TERMINATE	9
Write	L	Н	L	Н	READ (Select column and start READ burst)	10
(auto	L	Н	L	L	WRITE (Select column and start new WRITE burst)	10
precharge disabled)	L	L	Н	L	PRECHARGE (Truncate WRITE burst, start PRECHARGE)	8
uisabled)	L	Н	Н	L	BURST TERMINATE	9

Notes: 1. This table applies when CKE<sub>n-1</sub> was HIGH and CKE<sub>n</sub> is HIGH (see Table 9 on page 41) and after <sup>t</sup>XSR has been met (if the previous state was self refresh).

- 2. This table is bank-specific, except where noted, that is, the current state is for a specific bank, and the commands shown are those allowed to be issued to that bank when in that state. Exceptions are covered in the notes below.
- 3. Current state definitions:

Idle: The bank has been precharged, and <sup>t</sup>RP has been met.

- Row active: A row in the bank has been activated, and <sup>t</sup>RCD has been met. No data bursts/accesses and no register accesses are in progress.
  - Read: A READ burst has been initiated, with auto precharge disabled, and has not yet terminated or been terminated.
  - Write: A WRITE burst has been initiated, with auto precharge disabled, and has not yet terminated or been terminated.
- 4. The following states must not be interrupted by a command issued to the same bank. COM-MAND INHIBIT or NOP commands or allowable commands to the other bank should be issued on any clock edge occurring during these states. Allowable commands to the other bank are determined by its current state and Table 10 and according to Table 11 on page 44.

Precharging:	Starts with registration of a PRECHARGE command and ends when <sup>t</sup> RP is met. After <sup>t</sup> RP is met, the bank will be in the idle state.
Row activating:	Starts with registration of an ACTIVE command and ends when <sup>t</sup> RCD is met. After <sup>t</sup> RCD is met, the bank will be in the row active state.
	Starts with registration of a READ command with auto precharge enabled and ends when <sup>t</sup> RP has been met. After <sup>t</sup> RP is met, the bank will be in the idle state.
Write w/auto precharge enabled:	Starts with registration of a WRITE command with auto precharge enabled and ends when ${}^t\!RP$ has been met. After ${}^t\!RP$ is met, the bank will be in the idle state.



5. The following states must not be interrupted by any executable command; COMMAND INHIBIT or NOP commands must be applied on each positive clock edge during these states.

Refreshing: Starts with registration of an AUTO REFRESH command and ends when <sup>t</sup>RC is met. After <sup>t</sup>RC is met, the SDRAM will be in the all banks idle state.

- Accessing mode Starts with registration of a LOAD MODE REGISTER command and ends register: when <sup>t</sup>MRD has been met. After <sup>t</sup>MRD is met, the SDRAM will be in the all banks idle state.
- Precharging all: Starts with registration of a PRECHARGE ALL command and ends when <sup>t</sup>RP is met. After <sup>t</sup>RP is met, all banks will be in the idle state.
- 6. All states and sequences not shown are illegal or reserved.
- 7. Not bank-specific; requires that all banks are idle.
- 8. May or may not be bank-specific; if all banks are to be precharged, all must be in a valid state for precharging.
- 9. Not bank-specific; BURST TERMINATE affects the most recent READ or WRITE burst, regardless of bank.
- 10. READs or WRITEs listed in the Command (Action) column include READs or WRITEs with auto precharge enabled and READs or WRITEs with auto precharge disabled.
- 11. Does not affect the state of the bank and acts as a NOP to that bank.



### Table 11: Truth Table 4 – Current State Bank n, Command to Bank m

Notes 1-6 apply to the entire table; notes appear below and on page 45

Current State	CS#	RAS#	CAS#	AS# WE# Command (Action)		Notes
Any	Н	Х	Х	Х	COMMAND INHIBIT (NOP/continue previous operation)	
	L	Н	Н	Н	NO OPERATION (NOP/continue previous operation)	
Idle	Х	Х	Х	Х	Any command otherwise allowed to bank m	
Row	L	L	Н	Н	ACTIVE (Select and activate row)	
activating,	L	Н	L	Н	READ (Select column and start READ burst)	7
active, or	L	Н	L	L	WRITE (Select column and start WRITE burst)	7
precharging	L	L	Н	L	PRECHARGE	
Read	L	L	Н	Н	ACTIVE (Select and activate row)	
(auto	L	Н	L	Н	READ (Select column and start new READ burst)	7, 10
precharge disabled)	L	Н	L	L	WRITE (Select column and start WRITE burst)	7, 11
uisabieu)	L	L	Н	L	PRECHARGE	9
Write	L	L	Н	Н	ACTIVE (Select and activate row)	
(auto	L	Н	L	Н	READ (Select column and start READ burst)	7, 12
precharge disabled)	L	Н	L	L	WRITE (Select column and start new WRITE burst)	7, 13
uisabieu)	L	L	Н	L	PRECHARGE	9
Read	L	L	Н	Н	ACTIVE (Select and activate row)	
(with auto	L	Н	L	Н	READ (Select column and start new READ burst)	7, 8, 14
precharge)	L	Н	L	L	WRITE (Select column and start WRITE burst)	7, 8, 15
	L	L	Н	L	PRECHARGE	9
Write	L	L	Н	Н	ACTIVE (Select and activate row)	
(with auto	L	Н	L	Н	READ (Select column and start READ burst)	7, 8, 16
precharge)	L	Н	L	L	WRITE (Select column and start new WRITE burst)	7, 8, 17
	L	L	Н	L	PRECHARGE	9

Notes: 1. This table applies when CKE<sub>n-1</sub> was HIGH and CKEn is HIGH (see Table 9 on page 41) and after <sup>t</sup>XSR has been met (if the previous state was self refresh).

- 2. This table describes alternate bank operation, except where noted; that is, the current state is for bank *n* and the commands shown are those allowed to be issued to bank *m* (assuming that bank *m* is in such a state that the given command is allowable). Exceptions are covered in the notes below.
- 3. Current state definitions:

Idle: The bank has been precharged, and <sup>t</sup>RP has been met.

- Row active: A row in the bank has been activated, and <sup>t</sup>RCD has been met. No data bursts/accesses and no register accesses are in progress.
  - Read: A READ burst has been initiated, with auto precharge disabled, and has not yet terminated or been terminated.
  - Write: A WRITE burst has been initiated, with auto precharge disabled, and has not yet terminated or been terminated.
- Read w/auto Starts with registration of a READ command with auto precharge precharge enabled: enabled, and ends when <sup>t</sup>RP has been met. After <sup>t</sup>RP is met, the bank will be in the idle state.
- Write w/auto Starts with registration of a WRITE command with auto precharge precharge enabled: enabled, and ends when <sup>t</sup>RP has been met. After <sup>t</sup>RP is met, the bank will be in the idle state.
- 4. AUTO REFRESH, SELF REFRESH, and LOAD MODE REGISTER commands may only be issued when all banks are idle.



- 5. A BURST TERMINATE command cannot be issued to another bank; it applies to the bank represented by the current state only.
- 6. All states and sequences not shown are illegal or reserved.
- 7. READs or WRITEs to bank *m* listed in the Command (Action) column include READs or WRITEs with auto precharge enabled and READs or WRITEs with auto precharge disabled.
- 8. CONCURRENT AUTO PRECHARGE: bank *n* will initiate the AUTO PRECHARGE command when its burst has been interrupted by bank *m*'s burst.
- 9. Burst in bank *n* continues as initiated.
- 10. For a READ without auto precharge interrupted by a READ (with or without auto precharge), the READ to bank *m* will interrupt the READ on bank *n*, CL later (see Figure 13 on page 28).
- 11. For a READ without auto precharge interrupted by a WRITE (with or without auto precharge), the WRITE to bank *m* will interrupt the READ on bank *n* when registered (see Figures 15 and 16 on page 30). DQM should be used one clock prior to the WRITE command to prevent bus contention.
- 12. For a WRITE without auto precharge interrupted by a READ (with or without auto precharge), the READ to bank *m* will interrupt the WRITE on bank *n* when registered (see Figure 23 on page 34), with the data-out appearing CL later. The last valid WRITE to bank *n* will be data-in registered one clock prior to the READ to bank *m*.
- 13. For a WRITE without auto precharge interrupted by a WRITE (with or without auto precharge), the WRITE to bank *m* will interrupt the WRITE on bank *n* when registered (see Figure 21 on page 34). The last valid WRITE to bank *n* will be data-in registered one clock prior to the READ to bank *m*.
- 14. For a READ with auto precharge interrupted by a READ (with or without auto precharge), the READ to bank *m* will interrupt the READ on bank *n*, CL later. The precharge to bank *n* will begin when the READ to bank *m* is registered (see Figure 29 on page 39).
- 15. For a READ with auto precharge interrupted by a WRITE (with or without auto precharge), the WRITE to bank *m* will interrupt the READ on bank *n* when registered. DQM should be used two clocks prior to the WRITE command to prevent bus contention. The precharge to bank *n* will begin when the WRITE to bank *m* is registered (see Figure 30 on page 39).
- 16. For a WRITE with auto precharge interrupted by a READ (with or without auto precharge), the READ to bank *m* will interrupt the WRITE on bank *n* when registered, with the data-out appearing CL later. The precharge to bank *n* will begin after <sup>t</sup>WR is met, where <sup>t</sup>WR begins when the READ to bank *m* is registered. The last valid WRITE to bank *n* will be data-in registered one clock prior to the READ to bank *m* (see Figure 31 on page 40).
- 17. For a WRITE with auto precharge interrupted by a WRITE (with or without auto precharge), the WRITE to bank *m* will interrupt the WRITE on bank *n* when registered. The precharge to bank *n* will begin after <sup>t</sup>WR is met, where <sup>t</sup>WR begins when the WRITE to bank *m* is registered. The last valid WRITE to bank *n* will be data registered one clock prior to the WRITE to bank *m* (see Figure 32 on page 40).



## **Electrical Specifications**

Stresses greater than those listed in Table 12 may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Table 12: Absolute Maximum Ratings

Parameter	Min	Max	Units
Voltage on VDD; VDDQ supply relative to Vss	–1	+4.6	V
Voltage on inputs, NC, or I/O pins relative to Vss	–1	+4.6	V
Operating temperature T <sub>A</sub> (commercial) T <sub>A</sub> (industrial) T <sub>A</sub> (automotive)	0 -40 -40	+70 +85 +105	0° 0° 0°
Storage temperature (plastic)	-55	+150	°C
Power dissipation	-	1	W

## **Temperature and Thermal Impedance**

It is imperative that the SDRAM device's temperature specifications, shown in Table 13 on page 47, be maintained to ensure the junction temperature is in the proper operating range to meet data sheet specifications. An important step in maintaining the proper junction temperature is using the device's thermal impedances correctly. The thermal impedances are listed in Table 14 on page 47 for the applicable die revision and packages being made available. These thermal impedance values vary according to the density, package, and particular design used for each device.

Incorrectly using thermal impedances can produce significant errors. Read Micron technical note TN-00-08, "Thermal Applications" prior to using the thermal impedances listed in Table 14. To ensure the compatibility of current and future designs, contact Micron Applications Engineering to confirm thermal impedance values.

The SDRAM device's safe junction temperature range can be maintained when the  $T_{\rm C}$  specification is not exceeded. In applications where the device's ambient temperature is too high, use of forced air and/or heat sinks may be required to satisfy the case temperature specifications.



### Table 13: Temperature Limits

Parameter	Symbol	Min	Max	Units	Notes
Operating case temperature:	Τ <sub>C</sub>			°C	1, 2, 3, 4
Commercial		0	80		
Industrial		-40	90		
Automotive		-40	105		
Junction temperature:	Τj			°C	3
Commercial	-	0	85		
Industrial		-40	95		
Automotive		-40	110		
Ambient temperature:	Τ <sub>Α</sub>			°C	3, 5
Commercial		0	70		
Industrial		-40	85		
Automotive		-40	105		
Peak reflow temperature	T <sub>PEAK</sub>	-	260	°C	

Notes: 1. MAX operating case temperature, T<sub>C</sub>, is measured in the center of the package on the top side of the device, as shown in Figure 33, Figure 34, and Figure 35 on page 48.

- 2. Device functionality is not guaranteed if the device exceeds maximum  $T_C$  during operation.
- 3. All temperature specifications must be satisfied.
- 4. The case temperature should be measured by gluing a thermocouple to the top center of the component. This should be done with a 1mm bead of conductive epoxy, as defined by the JEDEC EIA/JESD51 standards. Care should be taken to ensure the thermocouple bead is touching the case.
- 5. Operating ambient temperature surrounding the package.

### Table 14: Thermal Impedance Simulated Values


Die Revision	Package	Substrate	θ JA (°C/W) Airflow = 0m/s	θ JA (°C/W) Airflow = 1m/s	θ JA (°C/W) Airflow = 2m/s	θ <b>JB (°C/W)</b>	θ <b>JC (°C/W)</b>
D	54-pin	2-layer	81	63.8	57.6	45.3	10.3
	TSOP	4-layer	44	47.3	44.5	39.1	
	54-ball	2-layer	64.9	50.8	44.8	31.4	3.2
	VFBGA	4-layer	51.5	41.6	38.1	31.4	
	60-ball	2-layer	67	51.2	47.8	19.7	6.7
	FBGA	4-layer	40.9	35.1	32.2	18.6	

Notes: 1. For designs expected to last beyond the die revision listed, contact Micron Applications Engineering to confirm thermal impedance values.

- 2. Thermal resistance data is sampled from multiple lots, and the values should be viewed as typical.
- 3. These are estimates; actual results may vary.













Figure 35: Example Temperature Test Point Location, 60-Ball FBGA: Top View





### Table 15: DC Electrical Characteristics and Operating Conditions

Notes 1, 5, 6 apply to the entire table; notes appear on page 54; VDD, VDDQ =  $+3.3V \pm 0.3V$ 

Parameter/Condition	Symbol	Min	Max	Units	Notes
Supply voltage	Vdd, VddQ	3	3.6	V	
Input high voltage: Logic 1; All inputs	Vih	2	VDD + 0.3	V	22
Input Iow voltage: Logic 0; All inputs	VIL	-0.3	0.8	V	22
Input leakage current: Any input $0V \le Vin \le VDD$ (All other pins not under test = $0V$ )	li	-5	5	μA	
Output leakage current: DQs are disabled; 0V ≤ Vout ≤ VDDQ	loz	-5	5	μA	
Output levels: Output high voltage (IOUT = -4mA)	Voh	2.4	-	V	
Output low voltage (lou⊤ = 4mA)	Vol	-	0.4	V	

### Table 16: IDD Specifications and Conditions (-6A)

Notes 1, 5, 6, 11, 13 apply to the entire table; notes appear on page 54; VDD/VDDQ = +3.3V ±0.3V

Parameter/Condition			-6A	Units	Notes
Operating current: Active mode; Burst = 2; READ or WRITE; <sup>t</sup> RC = <sup>t</sup> RC (MIN)			135	mA	3, 18, 19, 29
Standby current: Power-down mode; All device banks idle; CKE = LOW			2	mA	30
Standby current: Active mode; CKE = HIGH; CS# = HIGH; All device banks active after <sup>t</sup> RCD met; No accesses in progress			40	mA	3, 12, 19, 29
Operating current: Burst mode; Continuous burst; RE device banks active	AD or WRITE; All	Idd4	135	mA	3, 18, 19, 29
Auto refresh current:	<sup>t</sup> RFC = <sup>t</sup> RFC (MIN)	IDD5	285	mA	3, 12, 18,
CS# = HIGH; CKE = HIGH	<sup>t</sup> RFC = 7.813µs	IDD6	3.5	mA	19, 29, 30
	<sup>t</sup> RFC = 1.953µs (AT)	IDD6	8.0	mA	
Self refresh current: $CKE \le 0.2V$	•	Idd7	2.5	mA	4

### Table 17: IDD Specifications and Conditions (-7E, -75)

Notes 1, 5, 6, 11, 13 apply to the entire table; notes appear on page 54; VDD, VDDQ = +3.3V ±0.3V

			М	ax		
Parameter/Condition		Symbol	-7E	-75	Units	Notes
Operating current: Active mode; Burst = 2; Read or write; <sup>t</sup> RC = <sup>t</sup> RC (MIN)	Operating current: Active mode; Burst = 2; Read or write; <sup>t</sup> RC = <sup>t</sup> RC (MIN)		135	125	mA	3, 18, 19, 32
Standby current: Power-down mode; All banks idle; CKE = LOW		IDD2	2	2	mA	32
Standby current: Active mode; CKE = HIGH; CS# = HIGH; All banks active accesses in progress	IDD3	40	40	mA	3, 12, 19, 32	
Operating current: Burst mode; Page burst; Read or write; All banks activ	e	IDD4	135	135	mA	3, 18, 19, 32
Auto refresh current:	${}^{t}$ RFC = ${}^{t}$ RFC (MIN)	IDD5	285	270	mA	3, 12, 18,
CS# = HIGH; CKE = HIGH	<sup>t</sup> RFC = 7.813µs	IDD6	3.5	3.5	mA	19, 32, 33
	<sup>t</sup> RFC = 1.953µs(AT)	IDD6	8.0	8.0	mA	
Self refresh current: $CKE \le 0.2V$	Standard	IDD7	2.5	2.5	mA	4
	Low power (L)	ldd7	1.5	1.5	mA	



## Table 18: Capacitance

Note 2 applies to the entire table; notes appear on page 54

Parameter – TSOP "TG" Package	Symbol	Min	Max	Units	Notes
Input capacitance: CLK	CI1	2.5	3.5	рF	29
Input capacitance: All other input-only pins	CI2	2.5	3.8	pF	30
Input/output capacitance: DQs	Сю	4.0	6.0	pF	31
Parameter – FBGA "FB" and "FG" Package					
Input capacitance: CLK	CI1	1.5	3.5	pF	34
Input capacitance: All other input-only pins	CI2	1.5	3.8	pF	35
Input/output capacitance: DQs	Сю	3.0	6.0	pF	36



## Table 19: Electrical Characteristics and Recommended AC Operating Conditions (-6A)

Notes 5, 6, 8, 9, 11, 31 apply to the entire table; notes appear on page 54

			-6/	4	Units	Notes
Parameter		Symbol	Min	Max		
Access time from CLK (positive edge)	CL = 3	<sup>t</sup> AC(3)	-	5.4	ns	27
Address hold time	L	<sup>t</sup> AH	0.8	_	ns	
Address setup time		<sup>t</sup> AS	1.5	_	ns	
CLK high-level width		<sup>t</sup> CH	2.5	-	ns	
CLK low-level width		<sup>t</sup> CL	2.5	_	ns	
Clock cycle time	CL = 3	<sup>t</sup> CK(3)	6	-	ns	23
CKE hold time		<sup>t</sup> CKH	0.8	_	ns	
CKE setup time		<sup>t</sup> CKS	1.5	_	ns	
CS#, RAS#, CAS#, WE#, DQM hold time		<sup>t</sup> CMH	0.8	_	ns	
CS#, RAS#, CAS#, WE#, DQM setup time		<sup>t</sup> CMS	1.5	1.5	ns	
Data-in hold time		<sup>t</sup> DH	0.8	_	ns	
Data-in setup time	<sup>t</sup> DS	1.5	_	ns		
Data-out high-impedance time	CL = 3	<sup>t</sup> HZ(3)	_	5.4	ns	10
Data-out low-impedance time	<sup>t</sup> LZ	1	_	ns		
Data-out hold time (load)		<sup>t</sup> OH	3	-	ns	
Data-out hold time (no load)		tOHN	1.8	-	ns	28
ACTIVE to PRECHARGE command		<sup>t</sup> RAS	42	120,000	ns	
ACTIVE to ACTIVE command period		<sup>t</sup> RC	60	-	ns	
ACTIVE to READ or WRITE delay		<sup>t</sup> RCD	18	-	ns	
Refresh period (8,192 rows)		<sup>t</sup> REF	_	64	ms	
Refresh period – Automotive (8,192 rows)		<sup>t</sup> REF <sub>AT</sub>	_	16	ms	
AUTO REFRESH period		tRFC	60	_	ns	
PRECHARGE command period		tRP	18	_	ns	
ACTIVE bank a to ACTIVE bank b command		tRRD	12	-	ns	7
Transition time		tT	0.3	1.2	ns	
WRITE recovery time1		tWR	1 CLK + 6ns	-	ns	
			12	-	ns	25
Exit SELF REFRESH to ACTIVE command		tXSR	67	-	ns	20

Notes: 1. Auto precharge mode only. The precharge timing budget (<sup>t</sup>RP) begins 6ns for -6A after the first clock delay, after the last WRITE is executed. May not exceed limit set for precharge mode.



Table 20:

**Electrical Characteristics and Recommended AC Operating Conditions (-7E, -75)** Notes 5, 6, 8, 9, 11 apply to the entire table; notes appear on page 54

Parameter		Symbol	-7E		-75			
			Min	Max	Min	Max	Units	Notes
Access time from CLK	CL = 3	<sup>t</sup> AC(3)	-	5.4	-	5.4	ns	27
(positive edge)	CL = 2	<sup>t</sup> AC(2)	_	5.4	-	6	ns	
Address hold time		<sup>t</sup> AH	0.8	-	0.8	-	ns	
Address setup time		<sup>t</sup> AS	1.5	-	1.5	-	ns	
CLK high-level width		<sup>t</sup> CH	2.5	-	2.5	-	ns	
CLK low-level width		<sup>t</sup> CL	2.5	-	2.5	-	ns	
Clock cycle time	CL = 3	<sup>t</sup> CK(3)	7	-	7.5	-	ns	23
-	CL = 2	<sup>t</sup> CK(2)	7.5	-	10	-	ns	23
CKE hold time		<sup>t</sup> CKH	0.8	-	0.8	-	ns	
CKE setup time		<sup>t</sup> CKS	1.5	-	1.5	-	ns	37
CS#, RAS#, CAS#, WE#, DQM hold time		<sup>t</sup> CMH	0.8	-	0.8	-	ns	
CS#, RAS#, CAS#, WE#, DQM setup time		<sup>t</sup> CMS	1.5	-	1.5	-	ns	
Data-in hold time		<sup>t</sup> DH	0.8	-	0.8	-	ns	
Data-in setup time		<sup>t</sup> DS	1.5	-	1.5	-	ns	
Data-out High-Z time	CL = 3	<sup>t</sup> HZ(3)	_	5.4	-	5.4	ns	10
	CL = 2	<sup>t</sup> HZ(2)	-	5.4	-	6	ns	10
Data-out Low-Z time		<sup>t</sup> LZ	1	-	1	-	ns	
Data-out hold time (load)		<sup>t</sup> OH	3	-	3	-	ns	
Data-out hold time (no load)		<sup>t</sup> OHN	1.8	-	1.8	-	ns	28
ACTIVE-to-PRECHARGE command		<sup>t</sup> RAS	37	120,000	44	120,000	ns	
ACTIVE-to-ACTIVE command period		<sup>t</sup> RC	60	-	66	-	ns	
ACTIVE-to-READ or WRITE delay		<sup>t</sup> RCD	15	-	20	-	ns	
Refresh period (8,192 rows)		<sup>t</sup> REF	_	64		64	ms	
Refresh period – Automotive (8,192 rows)		<sup>t</sup> REF <sub>AT</sub>	_	16		16	ms	
Auto refresh period		<sup>t</sup> RFC	66	-	66	-	ns	
PRECHARGE command period		<sup>t</sup> RP	15	-	20	-	ns	
ACTIVE bank <i>a</i> to ACTIVE bank <i>b</i> command		<sup>t</sup> RRD	14	-	15	-	ns	
Transition time		<sup>t</sup> T	0.3	1.2	0.3	1.2	ns	7
Write recovery time		<sup>t</sup> WR	1 CLK + 7ns	-	1 CLK + 7.5ns	-	ns	24
			14	-	15	-	ns	25
Exit SELF REFRESH to ACTIVE command		<sup>t</sup> XSR	67		75	-	112	20



### Table 21: AC Functional Characteristics (-6A)

Notes 5, 6, 7, 8, 9, 11 apply to the entire table; notes appear on page 54

Parameter	Symbol	-6A	Units	Notes	
READ/WRITE command to READ/WRITE command	<sup>t</sup> CCD	1	<sup>t</sup> CK	17	
CKE to clock disable or power-down entry mode	<sup>t</sup> CKED	1	<sup>t</sup> CK	14	
CKE to clock enable or power-down exit setup mode	<sup>t</sup> PED	1 <sup>t</sup> CK		14	
DQM to input data delay	<sup>t</sup> DQD	0	<sup>t</sup> CK	17	
DQM to data mask during WRITEs	<sup>t</sup> DQM	0	<sup>t</sup> CK	17	
DQM to data high-impedance during READs	<sup>t</sup> DQZ	2	<sup>t</sup> CK	17	
WRITE command to input data delay	<sup>t</sup> DWD	0	<sup>t</sup> CK	17	
Data-in to ACTIVE command	<sup>t</sup> DAL	4	<sup>t</sup> CK	15, 21 <sup>1</sup>	
Data-in to PRECHARGE command	<sup>t</sup> DPL	2	<sup>t</sup> CK	16, 21	
Last data-in to burst STOP command	<sup>t</sup> BDL	1	<sup>t</sup> CK	17	
Last data-in to new READ/WRITE command	<sup>t</sup> CDL	1	<sup>t</sup> CK	17	
Last data-in to PRECHARGE command	<sup>t</sup> RDL	2	<sup>t</sup> CK	16, 21	
LOAD MODE REGISTER command to ACTIVE or REFRESH com	<sup>t</sup> MRD	2	<sup>t</sup> CK	26	
Data-out to high-impedance from PRECHARGE command	CL = 3	<sup>t</sup> ROH(3)	3	<sup>t</sup> CK	17

Notes: 1. Note 21 on page 54 does not apply for this speed grade and should read "Based on <sup>t</sup>CK = 6ns."

### Table 22: AC Functional Characteristics (-7E, -75)

Notes 5, 6, 7, 8, 9, 11 apply to the entire table; notes appear on page 54

Parameter			-7E	-75	Units	Notes
READ/WRITE command to READ/WRITE command			1	1	<sup>t</sup> CK	17
CKE to clock disable or power-down entry mode	<sup>t</sup> CKED	1	1	<sup>t</sup> CK	14	
CKE to clock enable or power-down exit setup mode			1	1	<sup>t</sup> CK	14
DQM to input data delay			0	0	<sup>t</sup> CK	17
DQM to data mask during WRITEs			0	0	<sup>t</sup> CK	17
DQM to data High-Z during READs			2	2	<sup>t</sup> CK	17
WRITE command to input data delay			0	0	<sup>t</sup> CK	17
Data-in to ACTIVE command	<sup>t</sup> DAL	4	5	<sup>t</sup> CK	15, 21	
Data-in to PRECHARGE command	<sup>t</sup> DPL	2	2	<sup>t</sup> CK	16, 21	
Last data-in to BURST STOP command	<sup>t</sup> BDL	1	1	<sup>t</sup> CK	17	
Last data-in to new READ/WRITE command	<sup>t</sup> CDL	1	1	<sup>t</sup> CK	17	
Last data-in to PRECHARGE command	<sup>t</sup> RDL	2	2	<sup>t</sup> CK	16, 21	
LOAD MODE REGISTER command to ACTIVE or REFRESH command			2	2	<sup>t</sup> CK	26
Data-out to High-Z from PRECHARGE command	CL = 3	<sup>t</sup> ROH(3)	3	3	<sup>t</sup> CK	17
	CL = 2	<sup>t</sup> ROH(2)	2	2	<sup>t</sup> CK	17



## Notes

- 1. All voltages referenced to Vss.
- 2. This parameter is sampled. VDD, VDDQ = +3.3V; f = 1 MHz,  $T_A = 25$ °C; pin under test biased at 1.4V.
- 3. IDD is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
- 4. Enables on-chip refresh and address counters.
- 5. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is ensured;  $(0^{\circ}C \le T_A \le +70^{\circ}C \text{ (commercial)}, -40^{\circ}C \le T_A \le +85^{\circ}C \text{ (industrial)}, \text{ and } -40^{\circ}C \le T_A \le +105^{\circ}C \text{ (automotive)}).$
- 6. An initial pause of 100µs is required after power-up, followed by two AUTO REFRESH commands, before proper device operation is ensured. (VDD and VDDQ must be powered up simultaneously. VSS and VSSQ must be at same potential.) The two AUTO REFRESH command wake-ups should be repeated any time the <sup>t</sup>REF refresh requirement is exceeded.
- 7. AC characteristics assume  ${}^{t}T = 1ns$ .
- 8. In addition to meeting the transition rate specification, the clock and CKE must transit between VIH and VIL (or between VIL and VIH) in a monotonic manner.
- 9. Outputs measured at 1.5V with equivalent load:

± 50pF

- 10. <sup>t</sup>HZ defines the time at which the output achieves the open circuit condition; it is not a reference to VOH or VOL. The last valid data element will meet <sup>t</sup>OH before going High-Z.
- 11. AC operating and IDD test conditions have VIL = 0V and VIH = 3.0V using a measurement reference level of 1.5V. If the input transition time is longer than 1ns, then the timing is measured from VIL (MAX) and VIH (MIN) and no longer from the 1.5V midpoint. CLK should always be 1.5V referenced to crossover. Refer to Micron technical note TN-48-09.
- 12. Other input signals are allowed to transition no more than once every two clocks and are otherwise at valid VIH or VIL levels.
- 13. IDD specifications are tested after the device is properly initialized.
- 14. Timing actually specified by <sup>t</sup>CKS; clock(s) specified as a reference only at minimum cycle rate.
- 15. Timing actually specified by <sup>t</sup>WR plus <sup>t</sup>RP; clock(s) specified as a reference only at minimum cycle rate.
- 16. Timing actually specified by <sup>t</sup>WR.
- 17. Required clocks are specified by JEDEC functionality and are not dependent on any timing parameter.
- **18**. The IDD current will increase or decrease proportionally according to the amount of frequency alteration for the test condition.
- 19. Address transitions average one transition every two clocks.
- 20. CLK must be toggled a minimum of two times during this period.
- 21. Based on  ${}^{t}CK = 7.5$ ns for -75 and -7E.




- 22. VIH overshoot: VIH (MAX) = VDDQ + 2V for a pulse width  $\leq$  3ns, and the pulse width cannot be greater than one-third of the cycle rate. VIL undershoot: VIL (MIN) = -2V for a pulse width  $\leq$  3ns.
- 23. The clock frequency must remain constant (stable clock is defined as a signal cycling within timing constraints specified for the clock pin) during access or precharge states (READ, WRITE, including <sup>t</sup>WR, and PRECHARGE commands). CKE may be used to reduce the data rate.
- 24. Auto precharge mode only. The precharge timing budget (<sup>t</sup>RP) begins 7ns for -7E and 7.5ns for -75 after the first clock delay, after the last WRITE is executed.
- 25. Precharge mode only.
- 26. JEDEC and PC100 specify three clocks.
- 27. <sup>t</sup>AC for -75/-7E at CL = 3 with no load is 4.6ns and is guaranteed by design.
- 28. Parameter guaranteed by design.
- 29. PC100 specifies a maximum of 4pF.
- 30. PC100 specifies a maximum of 5pF.
- 31. PC100 specifies a maximum of 6.5pF.
- 32. For -75, CL = 3 and <sup>t</sup>CK = 7.5ns; for -7E, CL = 2 and <sup>t</sup>CK = 7.5ns.
- 33. CKE is HIGH during REFRESH command period <sup>t</sup>RFC (MIN) else CKE is LOW. The IDD6 limit is actually a nominal value and does not result in a fail value.
- 34. PC133 specifies a minimum of 2.5pF.
- 35. PC133 specifies a minimum of 2.5pF.
- 36. PC133 specifies a minimum of 3.0pF.
- 37. For operating frequencies  $\leq$  45 MHz, <sup>t</sup>CKS = 3.0ns.



# **Timing Diagrams**

## Figure 36: Initialize and Load Mode Register




Notes: 1. The mode register may be loaded prior to the AUTO REFRESH cycles if desired.

- 2. If CS is HIGH at clock HIGH time, all commands applied are NOP.
  - 3. JEDEC and PC100 specify three clocks.
  - 4. Outputs are guaranteed High-Z after command is issued.
  - 5. A12 should be a LOW at  ${}^{t}P$  + 1.




### Figure 37: Power-Down Mode




Notes: 1. Violating refresh requirements during power-down may result in a loss of data.



### Figure 38: Clock Suspend Mode






 x16: A9, A11 and A12 = "Don't Care" x8: A11 and A12 = "Don't Care" x4: A12 = "Don't Care"




### Figure 39: Auto Refresh Mode



Notes: 1. <sup>t</sup>RFC must not be interrupted by any executable command; COMMAND INHIBIT or NOP must be applied on each positive edge during <sup>t</sup>RFC.




### Figure 40: Self Refresh Mode



- Notes: 1. No maximum time limit for self refresh. <sup>t</sup>RAS (MAX) applies to non-self refresh mode.
  - 2. <sup>t</sup>XSR requires minimum of two clocks regardless of frequency or timing.
    - 3. As a general rule, any time self refresh is exited, the DRAM may not reenter the self refresh mode until all rows have been refreshed by the AUTO REFRESH command at the distributed refresh rate, <sup>t</sup>REF, or faster. However, the following exceptions are allowed:
      - 3a. The DRAM has been in self refresh mode for a minimum of 64mS prior to exiting.
      - 3b. <sup>t</sup>XSR is not violated.
      - 3c. At least two AUTO REFRESH commands are preformed during each 7.81µs interval while the DRAM remains out of the self refresh mode.
    - 4. Self refresh mode not supported on automotive temperature (AT) devices.






### Figure 41: Read – Without Auto Precharge

Notes: 1. For this example, BL = 4, CL = 2, and the READ burst is followed by a "manual" PRECHARGE. 2. x16: A9, A11, and A12 = "Don't Care"

 x10: A9, A11, and A12 = "Don't Care x8: A11 and A12 = "Don't Care" x4: A12 = "Don't Care"






### Figure 42: Read – With Auto Precharge

DON'T CARE

Notes: 1. For this example, BL = 4 and CL = 2. 2. x16: A9, A11, and A12 = "Don't Care"

x8: A11 and A12 = "Don't Care"






### Figure 43: Single Read – Without Auto Precharge

Notes: 1. For this example, BL = 1, CL = 2, and the READ burst is followed by a "manual" PRECHARGE.

- 2. PRECHARGE command not allowed (would violate <sup>t</sup>RAS).
- x16: A9, A11, and A12 = "Don't Care" x8: A11 and A12 = "Don't Care" x4: A12 = "Don't Care"






### Figure 44: Single Read – With Auto Precharge

Notes: 1. For this example, BL = 1 and CL = 2.

- 2. PRECHARGE command not allowed (would violate <sup>t</sup>RAS).
- x16: A9, A11, and A12 = "Don't Care" x8: A11 and A12 = "Don't Care" x4: A12 = "Don't Care"





### Figure 45: Alternating Bank Read Accesses


DON'T CARE

Notes: 1. For this example, BL = 4 and CL = 2.

 x16: A9, A11, and A12 = "Don't Care" x8: A11 and A12 = "Don't Care" x4: A12 = "Don't Care"





### Figure 46: Read – Full-Page Burst




- 2. x16: A9, A11, and A12 = "Don't Care"
  - x8: A11 and A12 = "Don't Care"
  - x4: A12 = "Don't Care"
  - 3. Page left open; no <sup>t</sup>RP.















#### Figure 48: Write – Without Auto Precharge

- Notes: 1. For this example, BL = 4, and the WRITE burst is followed by a "manual" PRECHARGE.
  - 2. 14ns to 15ns is required between <DIN m + 3> and the PRECHARGE command, regardless of frequency.
    - x16: A9, A11, and A12 = "Don't Care" x8: A11 and A12 = "Don't Care" x4: A12 = "Don't Care"






### Figure 49: Write – With Auto Precharge

DON'T CARE

 Notes: 1. For this example, BL = 4.
 2. x16: A9, A11, and A12 = "Don't Care" x8: A11 and A12 = "Don't Care" x4: A12 = "Don't Care"





### Figure 50: Single Write – Without Auto Precharge

Notes: 1. For this example, BL = 1, and the WRITE burst is followed by a "manual" PRECHARGE.

- 2. 14ns to 15ns is required between <DIN *m*> and the PRECHARGE command, regardless of frequency. With a single WRITE, <sup>t</sup>WR has been increased to meet minimum <sup>t</sup>RAS requirement.
- x16: A8, A9, and A11 = "Don't Care" x8: A9 and A11 = "Don't Care" x4: A11 = "Don't Care"
- 4. PRECHARGE command not allowed (would violate <sup>t</sup>RAS).







Figure 51: Single Write - With Auto Precharge

DON'T CARE

- Notes: 1. For this example, BL = 1.
  - 2. Requires one clock plus time (7ns to 7.5ns) with auto precharge or 14ns to 15ns with PRE-CHARGE.
  - x16: A9, A11, and A12 = "Don't Care" x8: A11 and A12 = "Don't Care" x4: A12 = "Don't Care"
  - 4. WRITE command not allowed (would violate <sup>t</sup>RAS).







#### Figure 52: Alternating Bank Write Accesses

Notes: 1. For this example, BL = 4.

- 2. Requires one clock plus time (7ns or 7.5ns) with auto precharge or 14ns to 15ns with PRE-CHARGE.
- x16: A9, A11, and A12 = "Don't Care" x8: A11 and A12 = "Don't Care" x4: A12 = "Don't Care"










Notes: 1. x16: A9, A11, and A12 = "Don't Care" x8: A11 and A12 = "Don't Care" x4: A12 = "Don't Care"

- 2. <sup>t</sup>WR must be satisfied prior to PRECHARGE command.
- 3. Page left open; no <sup>t</sup>RP.












# **Package Dimensions**


## Figure 55: 54-Pin Plastic TSOP (400 mil)




- 2. Package width and length do not include mold protrusion; allowable mold protrusion is 0.25mm per side.
- 3. "2X" means the notch is present in two locations (both ends of the device).










- 2. Recommended pad size for PCB is 0.33mm ±0.025mm.
- 3. Topside part marking decode can be found at: www.micron.com/decoder.





### Figure 57: 54-Ball VFBGA "FG" Package, 8mm x 14mm (x16)

Notes: 1. All dimensions in millimeters.

- 2. Recommended pad size for PCB is 0.4mm ±0.065mm.
- 3. Topside part marking decode can be found at: www.micron.com/decoder.



8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900

prodmktg@micron.com www.micron.com Customer Comment Line: 800-932-4992

Micron, the M logo, and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the complete power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.