

8K x 9 & 16K x 9 CMOS PARALLEL IN-OUT FIFO MODULE

IDT7MP2005 IDT7MP2011

FEATURES:

- First-In/First-Out memory module
- 8K x 9 organization (IDT7MP2005)
- 16K x 9 organization (IDT7MP2011)
- High speed: 20ns (max.) access time
- Asynchronous and simultaneous read and write
- Fully expandable by both word depth and/or bit width
- MASTER/SLAVE multiprocessing applications
- Bidirectional and rate buffer applications
- Empty and Full warning-flags
- High-performance CEMOS™ technology
- Single 5V (±10%) power supply

DESCRIPTION:


IDT7MP2005/7MP2011 are FIFO memory modules constructed on multi-layered epoxy laminate (FR-4) substrate by mounting two IDT7204 (4K x 9) or IDT7205 (8K x 9) FIFOs in plastic leaded chip carriers. Extremely high speeds are

achieved in this fashion due to the use of IDT7203s and IDT7204s fabricated in IDT's high performance CEMOS technology. These devices utilize an algorithm that loads and empties data on a first-In/first-out basis. The device uses Full and Empty flags to prevent data overflow and underflow and expansion logic to allow for unlimited expansion capability in both word size and depth.

The reads and writes are internally sequential through the use of ring pointers, with no address information required to load and unload data. Data is toggled in and out of the device through the use of the WRITE (W) and READ (R) pins. The devices have a read/write cycle time of 30ns (min.) for commercial temperature ranges.

The devices utilize a 9-bit wide data array to allow for control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking.

PIN CONFIGURATION(1)




NOTE:

PIN NAMES

W =	FL =	XI =	ĒF =
WRITE	FIRST LOAD	EXPANSION IN	EMPTY FLAG
R=	D =	XO =	Vcc =
READ	DATAIN	EXPANSION OUT	POWER
RS =	Q =	FF =	GND =
RESET	DATAOUT	FULL FLAG	GROUND

CEMOS is a trademark of Integrated Device Technology, Inc.

FUNCTIONAL BLOCK DIAGRAM



COMMERCIAL TEMPERATURE RANGE

SEPTEMBER 1990

@1990 Integrated Device Technology, Inc.

8.13-/

2709 drw 01

DSC-7052/-

^{1.} For module dimensions, please refer to drawing M34 in the packaging section.

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-55 to +125	۰c
lout	DC Output Current	50	mA

NOTE:

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS
may cause permanent damage to the device. This is a stress rating only
and functional operation of the device at these or any other conditions
above those indicated in the operational sections of this specification is not
implied. Exposure to absolute maximum rating conditions for extended
periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vccc	Commercial Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
VIH ⁽¹⁾	Input High Voltage Commercial	2.0	-	1	>
VIL ⁽¹⁾	Input Low Voltage Commercial		_	0.8	>

NOTE

1. 1.5V undershoots are allowed for 10ns once per cycle.

2709 tol 03

CAPACITANCE (TA = +25°C, f = 1.0 MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	20	рF
Cour	Output Capacitance	Vout = 0V	25	ρF

NOTE:

1. This parameter is guaranteed by design but not tested.

2709 tol 04

2709 tbl 02

DC ELECTRICAL CHARACTERISTICS

(VCC = $5.0V \pm 10\%$, TA = 0° C to + 70° C)

		IDT7MP	2005 ⁽⁴⁾	IDT7M	P2011 ⁽⁵⁾	DT7M	1	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
ILI ⁽¹⁾	Input Leakage Current (Any Input)	_	20		20	<u> </u>	20	μА
loL ⁽²⁾	Output Leakage Current		20	_	20	<u></u>	20	μА
Voн	Output Logic "1" Voltage IOUT = -2mA	2.4		2.4		2.4		V
Val	Output Logic "0" Voltage IOUT = 8mA		0.4		0.4		0.4	V
ICC1 ⁽³⁾	Operating Current		320		300	<u> </u>	132	mA
lcc2 ⁽³⁾	Average Standby Current ($\overline{R} = \overline{W} = \overline{RS} = \overline{FL/RT} = VIH$)		30		24	<u> </u>	24	mA
lcc3 ⁽³⁾	Power Down Current (All Input = Vcc - 0.2V)		16	l <u></u> _	16	<u> </u>	16	mA_


NOTES:


- 1. Measurements with 0.4 ≤ VIN ≤ VOUT.
- 2. R ≥ VH, 0.4 ≤ Vout ≤ Voc.
- 3. Icc measurements are made with outputs open.
- 4. tAA = 20, 25, 30, 35ns.
- 5. tAA = 30, 35, 40, 50, 60, 70, 85, 120ns.
- 6. tAA = 40, 50, 60, 70, 85, 120ns.

2709 tbl 04

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1, 2 & 3





2709 drw 03

Figure 2. Output Load (for tRLZ, tWLZ, and tRHZ)

AC ELECTRICAL CHARACTERISTICS

 $(VCC = 5.0V\pm10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$

		7MP2005S20 7MP2005S25			005S30 011S30	7M205SS35 7M2011S35				
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tRC	Read Cycle Time	30		35		40		45		ns
tA	Access Time		20	_	25		30		35	ns
taa	Read Recovery Time	10		10		10		10		ns
tRPW ⁽¹⁾	Read Pulse Width	20		25		30		35		ns
tRLZ ⁽²⁾	Read Pulse Low to Data Bus at Low Z	5	_	5		5		5		ns
twLZ ⁽²⁾	Write Pulse High to Data Bus at Low Z	5		5		10		10		пѕ
tDV	Data Valid from Read Pulse High	5		5		5		5		ns
trHZ ⁽²⁾	Read Pulse High to Data Bus at High Z		13		20	<u> </u>	20		20	ns
twc	Write Cycle Time	30	_	35		40		45		ns
twpw ⁽¹⁾	Write Pulse Width	20		25		30		35		ns
1WR	Write Recovery Time	10	_	10		10		10		ns
tos	Data Set-up Time	15		18		18		20		ns
tDH .	Data Hold Time	0	_	0		0		0		ns
trsc	Reset Cycle Time	30		35		40		45		ns
tRS ⁽¹⁾	Reset Pulse Width	20	_	25		30		35		ns
trsr	Reset Recovery Time	10		10		10		10		ns
tEFL	Reset to Emtpy Flag Low		30		35		40		45	ns
tREF	Read Low to Emtpy Flag Low	_	20		25		30		35	ns
tRFF	Read High to Full Flag High	_	23	<u> </u>	25	_	30		35	ns
tWEF	Write High to Empty Flag High	_	23	_	25	_	30		35	ns
twff	Write Low to Full Flag Low		20	_	25	_	30	_	35	ns

NOTES:

1. Pulse widths less than minimum value are not allowed.

2. This parameter is guaranteed by design but not tested.

2709 tbl 05

^{*} Includes scope and jig capacitances.

AC ELECTRICAL CHARACTERISTICS

 $(VCC = 5.0V\pm10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$

·			05S40 11S40	7MP20		7MP20 7MP20		7MP20					05\$120 11\$120	H
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tRC	Read Cycle Time	50	_	65		75		85		105		140		ns
tA	Access Time	_	40	-	50		60		70	_	85		120	ns
trr	Read Recovery Time	10	_	15	_	15		15		20		20		ns
tRPW ⁽¹⁾	Read Pulse Width	40	_	50	_	60		70		85		120		ns
tRLZ ⁽²⁾	Read Pulse Low to Data Bus at Low Z	5		10		10	_	10	_	10	_	10		ns
tWLZ ⁽²⁾	Write Pulse High to Data Bus at Low Z	10	_	15	_	15		15	_	20		20		ns
tDV	Data Valid from Read Pulse High	5		5		5	_	5	<u> </u>	5		5	_	ns
tRHZ ⁽²⁾	Read Pulse High to Data Bus at High Z		25	_	30	_	30	—	30		30	_	35	ns
twc	Write Cycle Time	50	_	65		75		85		105		140		ns
twpw ⁽¹⁾	Write Pulse Width	40		50		60	_	70		85		120		ns
twn	Write Recovery Time	10	_	15		15	_	15	_	20	_	20		ns
tos	Data Set-up Time	20	_	30	_	30	_	30		40	_	40	_	ns
tDH	Data Hold Time	0		5		5		10		10		10		ns
tRSC	Reset Cycle Time	50		65		75	_	85		105		140		ns
tRS ⁽¹⁾	Reset Pulse Width	40	_	50	_	60	_	70		85		120		ns
trsr	Reset Recovery Time	10		15	_	15	_	15		20		20		ns
tEFL	Reset to Emtpy Flag Low	_	50	_	65	—	75	_	85		105		140	ns
tREF	Read Low to Emtpy Flag Low		40		50	_	60		70		85	_	120	กร
tRFF	Read High to Full Flag High	_	40	_	50		60	<u> </u>	70	_	85	_	120	ns
tWEF	Write High to Empty Flag High	_	40	_	50	_	60		70	-	85		120	ns
twFF	Write Low to Full Flag Low		40	_	50		60	<u> </u>	70		85	_	120	ns

NOTES:

2709 tbl 08

^{1.} Pulse widths less than minimum value are not allowed.

^{2.} This parameter is guaranteed by design but not tested.

SIGNAL DESCRIPTIONS:

INPUTS:

DATA IN (Do-Da)

Data Inputs for 9-bit wide data path.

CONTROLS:

RESET (RS)

Reset is accomplished whenever the RESET (\overline{RS}) input is taken to a low state. During RESET, both internal read and write pointers are set to the first location. A reset is required after power up before a write operation can take place. Both the READ ENABLE (\overline{R}) and WRITE ENABLE (\overline{W}) inputs must be in the high state during reset.

WRITE ENABLE (W)

A write cycle is initiated on the falling edge of this input if the FULL FLAG (\overline{FF}) is not set. Data set-up and hold times must be adhered to with respect the the rising edge of the WRITE ENABLE (\overline{W}). Data is stored in the RAM array sequentially and independently of any ongoing read operation.

To prevent data overflow, the FULL FLAG (FF) will go low, inhibiting further write operations. Upon the completion of a valid read operation, the FULL FLAG (FF) will go high after tRFF, allowing a valid write to begin.

READ ENABLE (R)

A read cycle is initiated on the falling edge of the READ ENABLE (\vec{R}) provided the EMPTY FLAG (\vec{EF}) is not set. The data is accessed on a first-in/first-out basis independent of any ongoing write operations. After READ ENABLE (\vec{R}) goes high, the Data Outputs (Qo through Qa) will return to a high impedance condition until the next READ operation. When all the data has been read from the FIFO, the EMPTY FLAG (\vec{EF}) will go low, inhibiting further read operations with the data

outputs remaining in a high impedance state. Once a valid write operation has been accomplished, the EMPTY FLAG (EF) will go high after twef and a valid READ can then begin.

FIRST LOAD (FL)

This pin is grounded to indicate that it is the first device. In the multiple module (depth expansion mode) application, this pin on the rest of devices should connect to Vcc for proper operation.

EXPANSION IN (XI)

EXPANSION IN (\overline{XI}) is connected to EXPANSION OUT (\overline{XO}) of the previous (in depth expansion) or same device for proper applications.

OUTPUTS:

FULL FLAG (FF)

The FULL FLAG (FF) will go low, inhibiting further write operation, when the write pointer is one location from the read pointer, indicating that the device is full. If the read pointer is not moved after RESET (RS), the FULL FLAG (FF) will go low after 8,192 writes for the IDT7MP2005 and 16,384 writes for the IDT7MP2011.


EXPANSION OUT (XO)

EXPANSION OUT (\overline{XO}) is connected to the EXPANSION IN (\overline{XI}) of the same device (single device mode) or the EXPANSION IN (\overline{XI}) of the next device (multiple device, depth expansion mode) for proper operation. This output acts as a signal to the next device by providing a pulse to the next device when the current device reaches the last location of memory.

DATA OUTPUTS (Q0-Q8)

Data outputs for a 9-bit wide data path. This output is in a high impedance condition whenever READ (\overline{R}) is in a high state.


TIMING WAVEFORM OF RESET CYCLE(1,2)




NOTES:

- 1. trsc = trs + trsa
- 2. W and R = VIH during RESET.


TIMING WAVEFORM OF ASYNCHRONOUS WRITE AND READ OPERATION



TIMING WAVEFORM FOR THE FULL FLAG FROM LAST WRITE TO FIRST READ



TIMING WAVEFORM FOR THE EMPTY FLAG FROM LAST READ TO FIRST WRITE




NOTE:

This parameter is guaranteed by design but not tested.

8.13-6

TIMING WAVEFORM OF THE EMPTY FLAG CYCLE

TRPE EFFECTIVE READ PULSE WIDTH AFTER FULL FLAG HIGH (1)




NOTE:

1. (tape = tapw)

TIMING WAVEFORM OF THE FULL FLAG CYCLE

TRPE EFFECTIVE READ PULSE WIDTH AFTER FULL FLAG HIGH (1)



NOTE:

1. (twpf = twpw)

OPERATING MODES

SINGLE DEVICE MODE

A single IDT7MP2005/2011 may be used when the application requirements are for 8,192/16,384 words or less. The IDT7MP2005/2011 is in a Single Device Configuration when the EXPANSION IN $(\overline{\text{XI}})$ control input is connected to the EXPANSION OUT $(\overline{\text{XO}})$ of the device and the FIRST LOAD $(\overline{\text{FL}})$ control pin is grounded (see Figure 8).

WIDTH EXPANSION MODE

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags (EF and FF) can be detected from any one device. Figure 9 demonstrates an 18-bit word width by using two IDT7MP2005/2011. Any word width can be attained by adding additional IDT7MP2005/2011s.

DEPTH EXPANSION (DAISY CHAIN) MODE

The IDT7MP2005/2011 can easily be adapted to applications when the requirements are for greater than 8, 192/16,384 words. Figure 10 demonstrates Depth Expansion using three IDT7MP2005/2011. Any depth can be attained by adding additional IDT7MP2005/2011s. The IDT7MP2005/2011 operate in the Depth Expansion configuration when the following conditions are met:

- The first device must be designated by grounding the FIRST LOAD (FL) control input.
- 2. All other devices must have FL in the high state.
- The EXPANSION OUT (XO) pin of each device must be tied to the EXPANSION IN (XI) pin of the next device. (See Figure 10.)

 External logic is needed to generate a composite FULL FLAG (FF) and EMPTY FLAG (EF). This requires the logical ANDing of all EFs and logical ANDing of all FFs (i.e. all must be set to generate the correct composite FF or EF). (See Figure 10.)

COMPOUND EXPANSION MODE

The two expansion techniques described above can be applied together in a straight forward manner to achieve large FIFO arrays. (See Figure 11.)

BIDIRECTIONAL MODE

Applications which require data buffering between two systems (each system capable of READ and WRITE operations) can be achieved by pairing IDT7MP2005/2011s as shown in Figure 12. Care must be taken to assure that the appropriate flag is monitored by each system (i.e. $\overline{\mathbb{F}}$ is monitored on the device where $\overline{\mathbb{W}}$ is used; $\overline{\mathbb{E}}$ is monitored on the device where $\overline{\mathbb{W}}$ is used; $\overline{\mathbb{E}}$ is monitored on the device where $\overline{\mathbb{W}}$ is used). Both Depth Expansion and Width Expansion may be used in this mode.

DATA FLOW-THROUGH MODES

Two types of flow-through modes are permitted with the IDT7MP2005/2011: a read flow-through mode and write flow-through mode. For the read flow-through mode (Figure 13), the FIFO permits a reading of a single word of data immediately after writing one word of data into the completely empty FIFO.

In the write flow-through mode (Figure 14), the FIFO permits a writing of a single word of data immediately after reading one word of data from a completely full FIFO.





Figure 8. Block Diagram of Single IDT7MP2005/7MP2011 FIFO



NOTE:

Figure 9. Block Diagram of 8,192 x 18/16,384 x 18 FIFO Memory Used in Width Expansion Mode

TRUTH TABLES TABLE I—RESET

Single Device Configuration/Width Expansion Mode

	Inp	uts	Interna	I Status	Outp	uts
Mode	RS	त्रा	Read Pointer	Write Pointer	EF	FF
Reset	0	0	Location Zero	Location Zero	0	1
Read/Write	1	0	Increment ⁽¹⁾	Increment ⁽¹⁾	Х	Х

NOTE:

2709 tbl 08

TABLE II—RESET AND FIRST LOAD TRUTH TABLE

Depth Expansion/Compound Expansion Mode

		Inputs		Intern	Internal Status Outputs			
Mode	RS	FL	য়	Read Pointer	Write Pointer	EF	FF	
Reset First Device	0	0	(1)	Location Zero	Location Zero	0	1	
Reset All Other Devices	0	1	(1)	Location Zero	Location Zero	0	1	
Read/Write	1	Х	(1)	X	Х	Х	Х	

NOTE:

1. XI is connected to XO of previous device. See Figure 10.
2. RS = Reset Input, FL = First Load, EF = Empty Flag Output, FF = Flag Full Output, XI = Expansion Input.

2709 tol 09

^{1.} Flag detection is accomplished by monitoring the FF and EF signals on either (any) device used in the width expansion configuration. Do not connect any output control signals together.

^{1.} Pointer will increment if flag is High.




Figure 10. Block Diagram of 24,576 x 9/49,152 x 9 FIFO Memory (Depth Expansion)




Figure 11. Compound FIFO Expansion

NOTES:

- For depth expansion block see DEPTH EXPANSION Section and Figure 10.
- 2. For Flag detection see WIDTH EXPANSION Section and Figure 9.




Figure 12. Bidirectional FIFO Mode




Figure 13. Read Data Flow-Through Mode




Figure 14. Write Data Flow-Through Mode

Q

ORDERING INFORMATION

