



# 512Kx32 5V FLASH MODULE PRELIMINARY\*


## FEATURES

- Access Times of 60, 90ns
- Packaging
  - 68 Lead, Plastic PLCC, 24.94 mm (0.982 inch) square
- Minimum 100,000 Write/Erase Cycles
- Sector Architecture
  - 8 equal size sectors of 64KBytes each
  - Any combination of sectors can be concurrently erased. Also supports full chip erase
- Organized as 512Kx32
- Commercial and Industrial Temperature Ranges
- 5 Volt Programming. 5V ± 10% Supply
- Low Power CMOS, 500µA Standby
- Embedded Erase and Program Algorithms
- TTL Compatible Inputs and CMOS Outputs
- Page Program Operation and Internal Program Control Time
- Built-in Decoupling Caps for Low Noise Operation

*\* This data sheet describes a product under development, not fully characterized, and is subject to change without notice.*

**FIG. 1 PIN CONFIGURATION FOR WPF512K32-XPJX5**


### TOP VIEW



### PIN DESCRIPTION

DQ0-31	Data Inputs/Outputs
A0-18	Address Inputs
$\overline{WE}$	Write Enable
$\overline{CS}1-4$	Chip Selects
$\overline{OE}$	Output Enable
Vcc	Power Supply
Vss	Ground
NC	Not Connected

### BLOCK DIAGRAM





## ABSOLUTE MAXIMUM RATINGS

Parameter		Unit
Operating Temperature (Com)	0 to +70	°C
Operating Temperature (Ind.)	-40 to +85	°C
Supply Voltage Range (Vcc)	-2.0 to +7.0	V
Signal Voltage Range (any pin except A9) (2)	-2.0 to +7.0	V
Storage Temperature Range	-55 to +125	°C
Data Retention	10 years	
Endurance (write/erase cycles)	100,000 cycles min.	
A9 Voltage for Sector Protect (V <sub>id</sub> ) (3)	-2.0 to +14.0	V

### NOTES:

- Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.
- Minimum DC voltage on input or I/O pins is -0.5V. During voltage transitions, inputs may overshoot V<sub>ss</sub> to -2.0 V for periods of up to 20ns. Maximum DC voltage on output and I/O pins is V<sub>cc</sub> + 0.5V. During voltage transitions, outputs may overshoot to V<sub>cc</sub> + 2.0 V for periods of up to 20ns.
- Minimum DC input voltage on A<sub>9</sub> pin is -0.5V. During voltage transitions, A<sub>9</sub> may overshoot V<sub>ss</sub> to -2V for periods of up to 20ns. Maximum DC input voltage on A<sub>9</sub> is +13.5V which may overshoot to 14.0 V for periods up to 20ns.
- Recommended soldering temperature not to exceed 215°C for 20 seconds.**

## RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V <sub>cc</sub>	4.5	5.5	V
Input High Voltage	V <sub>IH</sub>	2.0	V <sub>cc</sub> + 0.5	V
Input Low Voltage	V <sub>IL</sub>	-0.5	+0.8	V
Operating Temp. (Com)	T <sub>A</sub>	0	+70	°C
Operating Temp. (Ind)	T <sub>A</sub>	-40	+85	°C
A <sub>9</sub> Voltage for Sector Protect	V <sub>id</sub>	11.5	12.5	V

## CAPACITANCE

(T<sub>A</sub> = +25°C)

Parameter	Symbol	Conditions	Max	Unit
OE capacitance	C <sub>oE</sub>	V <sub>IN</sub> = 0 V, f = 1.0 MHz	35	pF
WE capacitance	C <sub>wE</sub>	V <sub>IN</sub> = 0 V, f = 1.0 MHz	30	pF
CS <sub>1-4</sub> capacitance	C <sub>cs</sub>	V <sub>IN</sub> = 0 V, f = 1.0 MHz	12	pF
Data I/O capacitance	C <sub>I/O</sub>	V <sub>I/O</sub> = 0 V, f = 1.0 MHz	12	pF
Address input capacitance	C <sub>AD</sub>	V <sub>IN</sub> = 0 V, f = 1.0 MHz	35	pF

This parameter is guaranteed by design but not tested.

## DC CHARACTERISTICS - CMOS COMPATIBLE

(V<sub>cc</sub> = 5.0V, V<sub>ss</sub> = 0V, T<sub>A</sub> = -40°C to +85°C)

Parameter	Symbol	Conditions			Unit
			Min	Max	
Input Leakage Current	I <sub>LI</sub>	V <sub>cc</sub> = 5.5, V <sub>IN</sub> = V <sub>ss</sub> or V <sub>cc</sub>		10	µA
Output Leakage Current	I <sub>LOx32</sub>	V <sub>cc</sub> = 5.5, V <sub>IN</sub> = V <sub>ss</sub> or V <sub>cc</sub>		10	µA
V <sub>cc</sub> Active Current for Read (1)	I <sub>cc1</sub>	$\overline{CS} = V_{IL}, \overline{OE} = V_{IH}, f = 5\text{MHz}$		170	mA
V <sub>cc</sub> Active Current for Program or Erase (2)	I <sub>cc2</sub>	$\overline{CS} = V_{IL}, \overline{OE} = V_{IH}$		240	mA
V <sub>cc</sub> Standby Current	I <sub>cc4</sub>	V <sub>cc</sub> = 5.5, $\overline{CS} = V_{IH}, f = 5\text{MHz}$		500	µA
Output Low Voltage	V <sub>oL</sub>	I <sub>oL</sub> = 12.0 mA, V <sub>cc</sub> = 4.5		0.45	V
Output High Voltage	V <sub>oH1</sub>	I <sub>oH</sub> = -2.5 mA, V <sub>cc</sub> = 4.5	0.85 x V <sub>cc</sub>		V
Low V <sub>cc</sub> Lock-Out Voltage	V <sub>LKO</sub>		3.2	4.2	V

### NOTES:

- The I<sub>cc</sub> current listed includes both the DC operating current and the frequency dependent component (@ 5 MHz). The frequency component typically is less than 2 mA/MHz, with OE at V<sub>IH</sub>.
- I<sub>cc</sub> active while Embedded Algorithm (program or erase) is in progress.
- DC test conditions: V<sub>IL</sub> = 0.3V, V<sub>IH</sub> = V<sub>cc</sub> - 0.3V

**AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS,  $\overline{CS}$  CONTROLLED**(V<sub>CC</sub> = 5.0V, V<sub>SS</sub> = 0V, T<sub>A</sub> = -40°C to +85°C)

Parameter	Symbol		-60		-90		Unit
			Min	Max	Min	Max	
Write Cycle Time	t <sub>AVAV</sub>	t <sub>wc</sub>	60		90		ns
Write Enable Setup Time	t <sub>wLEL</sub>	t <sub>ws</sub>	0		0		ns
Chip Select Pulse Width	t <sub>LELH</sub>	t <sub>CP</sub>	30		45		ns
Address Setup Time	t <sub>AVEL</sub>	t <sub>AS</sub>	0		0		ns
Data Setup Time	t <sub>DVEH</sub>	t <sub>DS</sub>	25		45		ns
Data Hold Time	t <sub>EHDX</sub>	t <sub>DH</sub>	0		0		ns
Address Hold Time	t <sub>ELAX</sub>	t <sub>AH</sub>	40		45		ns
Chip Select Pulse Width High	t <sub>EHEL</sub>	t <sub>CPH</sub>	20		20		ns
Duration of Byte Programming Operation	t <sub>WHWH1</sub>			1		1	ms
Sector Erase Time	t <sub>WHWH2</sub>			30		30	sec
Read Recovery Time	t <sub>GHEL</sub>		0		0		μs
Chip Programming Time				25		25	sec
Chip Erase Time	t <sub>WHWH2</sub>			120		120	sec

**AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS,  $\overline{WE}$  CONTROLLED** $(V_{CC} = 5.0V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$ 

MiParameter	Symbol		-60		-90		Unit
			Min	Max	Min	Max	
Write Cycle Time	tAVAV	tWC	60		90		ns
Chip Select Setup Time	tELWL	tCS	0		0		ns
Write Enable Pulse Width	tWLWH	tWP	30		45		ns
Address Setup Time	tAVWH	tAS	0		0		ns
Data Setup Time	tDVWH	tDS	25		45		ns
Data Hold Time	tWHDX	tDH	0		0		ns
Address Hold Time	tWHAX	tAH	40		45		ns
Write Enable Pulse Width High	tWHWL	tWPH	20		20		ns
Duration of Byte Programming Operation	tWHWH1			1		1	ms
Sector Erase	tWHWH2			30		30	sec
Read Recovery Time before Write	tGHWL		0		0		$\mu$ s
Vcc Set-up Time	tVCS		50		80		$\mu$ s
Chip Programming Time				50		80	sec
Output Enable Setup Time		tOES	0		0		ns
Output Enable Hold Time (1)		tOEH	10		10		ns
Chip Erase Time	tWHWH2			120		120	sec

1. For Toggle and Data Polling.


**AC CHARACTERISTICS – READ ONLY OPERATIONS** $(V_{CC} = 5.0V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$ 

Parameter	Symbol		-60		-90		Unit
			Min	Max	Min	Max	
Read Cycle Time	tAVAV	tRC	60		90		ns
Address Access Time	tAVQV	tACC		60		90	ns
Chip Select Access Time	tELQV	tCE		60		90	ns
Output Enable to Output Valid	tGLQV	tOE		25		35	ns
Chip Select to Output High Z (1)	tEHQZ	tDF		18		20	ns
Output Enable High to Output High Z (1)	tGHQZ	tDF		18		20	ns
Output Hold from Address, CS or OE Change, whichever is First	tAXQX	tOH	0		0		ns

1. Guaranteed by design, but not tested




**FIG. 2**  
AC WAVEFORMS FOR READ OPERATIONS





**FIG. 3**  
**WRITE/ERASE/PROGRAM**  
**OPERATION, WE CONTROLLED**




**NOTES:**

1. PA is the address of the memory location to be programmed.
2. PD is the data to be programmed at byte address.
3. D7 is the output of the complement of the data written to the device.
4. Dout is the output of the data written to the device.
5. Figure indicates last two bus cycles of four bus cycle sequence.




**FIG. 4**  
**AC WAVEFORMS CHIP/SECTOR**  
**ERASE OPERATIONS**



**NOTE:**  
1. SA is the sector address for sector Erase.




**FIG. 5**  
**AC WAVEFORMS FOR DATA POLLING**  
**DURING EMBEDDED ALGORITHM OPERATIONS**







**FIG. 6**  
**ALTERNATE  $\overline{CS}$  CONTROLLED**  
**PROGRAMMING OPERATION TIMINGS**




**NOTES:**

1. PA represents the address of the memory location to be programmed.
2. PD represents the data to be programmed at byte address.
3.  $\overline{D7}$  is the output of the complement of the data written to the device.
4.  $\overline{DOUT}$  is the output of the data written to the device.
5. Figure indicates the last two bus cycles of a four bus cycle sequence.



FIG. 7  
PACKAGE DIMENSIONS



ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES

ORDERING INFORMATION

