

512 Megabit CMOS DDR SDRAM DPDD32MX16WSCY5

DESCRIPTION:

The Memory StackTM series is a family of interchangeable memory modules. The 512 Megabit Double Data Rate Synchronous DRAM module is a member of this family which utilizes the space saving LP-StackTM TSOP stacking technology. The devices are constructed with two 16 Meg x 16 DDR SDRAMs.

This 256 Megabit based LP-Stack[™] module DPDD32MX16WSCY5, has been designed to fit in the same footprint as the 16 Meg x 16 DDR SDRAM TSOP monolithic. This allows system upgrade without electrical or mechanical redesign, providing an immediate and low cost memory upgrade solution.

FEATURES:

- · Configuration:
 - 32M x 16 (2 Banks of 4 Meg x 16 bits x 4 banks)
- · JEDEC Approved Footprint and Pinout
- · IPC-A-610 Manufacturing Standards
- Package: 66-Pin Leaded TSOP Stack


The following features are not affected by LP-Stack and are provided as reference only. Refer to memory OEM device specification for details.

- Clock Frequency is determined by OEM memory device used.
- 2.5 Volt DQ Supply
- JEDEC Standard SSTL_2 Interface for all Inputs/Outputs
- Four Bank Operation
- Programmable Burst Type: Burst Length and Read Latency
- Refresh: Refer to memory OEM specifications
- · Auto and Self Refresh

PIN NAMES		
A0-A12	Row Address: A0 - A12 Column Address: A0 - A9	
BA0,BA1	Bank Select Address	
A10/AP	Auto Precharge	
DQ0-DQ15	Data In/Data Out	
CAS	Column Address Strobe	
<u>CS</u> 0, <u>CS</u> 1	Chip Selects	
RAS	Row Address Strobe	
WE	Data Write Enable	
CK, CK	Differential Clock Inputs	
CKE0, CKE1	Clock Enables	
UDQS, LDQS	Data Strobe	
UDM, LDM	Data Mask	
QFC	DQ FET Switch Control	
Vdd	Power Supply (+2.5V)	
Vss	Ground	
Vddq	DQ Power Supply (+2.5V)	
Vssq	DQ Ground	
Vref	Reference Voltage for inputs	
N.C.	No Connect	
NU	Not Used, Electrical Connect is Present	


PIN-OUT DIAGRAM			
VDD 1 DQ0 2 VDDQ 3 DQ1 4 DQ2 5 VSSQ 6 DQ3 7 DQ4 8 VDDQ 9 DQ5 10 DQ6 11 VSSQ 12 DQ7 13 N.C. 14 VDDQ 15 LDQS 16 N.C. 17 VDD 18 *NU/QFC 19 LDM 20 WE 21 CS1 25 BA0 26 BA1 27 A10/AP 28 A2 31 A3 32 VDD 33		66 VSS 65 DQ15 64 VSSQ 63 DQ14 62 DQ13 61 VDDQ 60 DQ12 59 DQ11 58 VSSQ 57 DQ10 56 DQ9 53 N.C. 50 N.C. 49 VREF 48 VSS 47 UDM 46 CK 45 CK 44 CKE0 43 CKE1 42 A12 41 A11 40 A9 38 A7 37 A6 36 A5 37 A6 36 A5 37 A6 36 A5 37 A6 36 A5 37 A6 <tr tt=""> 36 A5</tr>	

* This pin is a No Connect for some Manufacturers.



This document contains information on a product that is currently released to production at DPAC Technologies Corp. DPAC reserves the right to change products or specifications herein without prior notice.


512 Megabit CMOS DDR SDRAM



* Contact your sales representative for supplier and manufacturer codes.

NOTE:

- 1. AC Parameters of base memory are unchanged from device manufacturer's specifications.
- 2. DC Parameters may be affected by stacking. Please refer to Application Note 53A004-00 for further information.





TECHNOLOGIES

DPAC Technologies Products & Services for the Integration Age 7321 Lincoln Way, Garden Grove, CA 92841 Tel 714 898 0007 Fax 714 897 1772 www.dpactech.com Nasdaq: DPAC