

**16. ELECTRICAL SPECIFICATIONS**

Applied masks  
 The electrical characteristics shown below are applied to devices other than the old models conforming to E and P masks.  
 For the electrical characteristics of the E and P masks, consult NEC.  
 "Others" in the table below means products conforming to the masks other than E, P, M and N.

**ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = 25 °C)**

Parameter	Symbol	Test Conditions	Rating	Unit
Supply voltage	V <sub>DD</sub>		-0.5 to +7.0	V
Input voltage	V <sub>I</sub>	V <sub>DD</sub> = 5 V ±10%	-0.5 to V <sub>DD</sub> +0.3	V
Clock input voltage	V <sub>K</sub>		-0.5 to V <sub>DD</sub> +1.0	V
Output voltage	V <sub>O</sub>		-0.5 to V <sub>DD</sub> +0.3	V
Operating ambient temperature	T <sub>A</sub>	M, N masks	-10 to +70	°C
		Others	-40 to +85	
Storage temperature	T <sub>stg</sub>		-65 to +150	°C

**OPERATING RANGE**

Product Name	Mask	T <sub>A</sub>	V <sub>DD</sub>
μPD70208, 70216-8	M, N	-10 to + 70 °C	5 V ± 10%
	Others	-40 to + 85 °C	
μPD70208, 70216-10	M, N	-10 to + 70 °C	5 V ± 5%
	Others	-40 to + 85 °C	5 V ± 10%
μPD70208, 70216 (A) -8	-	-40 to + 85 °C	5 V ± 10%
μPD70208, 70216 (A) -10	-	-40 to + 85 °C	5 V ± 10%

- Cautions**
1. Do not directly connect the output pins of two or more IC products and do not directly connect the output pins to V<sub>DD</sub> or V<sub>CC</sub> and GND. However, open-drain pins or open-collector pins may be connected directly. Moreover, an external circuit whose timing is designed to avoid output collision can be connected to pins that go into a high-impedance state.
  2. If even one of the above parameters exceeds the absolute maximum rating even momentarily, the quality of the program may be degraded. Absolute maximum ratings, therefore, are the values exceeding which the product may be physically damaged. Use the program keeping all the parameters within these rated values.  
 The masks and conditions shown in DC and AC Characteristics below specify the range within which the normal operation of the product is guaranteed.

**DC CHARACTERISTICS**

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit	
Input voltage high	V <sub>IH</sub>		2.2		V <sub>DD</sub> +0.3	V	
Input voltage low	V <sub>IL</sub>		-0.5		+0.8	V	
Clock input voltage high	V <sub>KH</sub>		3.9		V <sub>DD</sub> +1.0	V	
Clock input voltage low	V <sub>KL</sub>		-0.5		0.6	V	
Output voltage high	V <sub>OH</sub>	I <sub>OH</sub> = -400 μA	0.7V <sub>DD</sub>			V	
Output voltage low	V <sub>OL</sub>	I <sub>OL</sub> = 2.5 mA			0.4	V	
Input leak current high	I <sub>LIH</sub>	V <sub>I</sub> = V <sub>DD</sub>			10	μA	
Input leak current low	I <sub>LIL</sub>	Except INTP : V <sub>I</sub> = 0 V			-10	μA	
INTP input current low	I <sub>L IPL</sub>	INTP input : V <sub>I</sub> = 0 V			-300	μA	
Output leak current high	I <sub>LOH</sub>	V <sub>O</sub> = V <sub>DD</sub>			10	μA	
Output leak current low	I <sub>LOL</sub>	V <sub>O</sub> = 0 V			-10	μA	
Supply current	I <sub>DD</sub>	During operation	70208, 70216-8		70	90	mA
			70208, 70216-10		90	120	mA
		On standby	70208, 70216-8		10	20	mA
			70208, 70216-10		15	25	mA

**Remark** The supply voltage during operation is almost proportional to the operating clock frequency.


**CAPACITANCE (T<sub>A</sub> = 25 °C, V<sub>DD</sub> = 0 V)**

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	C <sub>I</sub>	f <sub>c</sub> = 1 MHz 0 V other than test pin.			15	pF
Input/output capacitance	C <sub>IO</sub>				15	pF

★ **RECOMMENDED OSCILLATION CIRCUIT**


The clock input circuits (1) and (2) shown below are recommended.

(1) **Oscillator connection**



- Cautions**
1. The oscillation circuit should be as close as possible to the X1 and X2 pins.
  2. No other signal lines should pass through the shaded area.
  3. V40, V50 and resonator matching requires careful evaluation.
  4. The values of oscillation circuit constants C1 and C2 vary depending on the characteristics of the oscillator used. Evaluate these constants with the oscillator actually used.

(2) **External clock input**



**Caution** The high-speed CMOS inverter should be as close as possible to the X1 and X2 pins.

AC CHARACTERISTICS

Output Pin Load Capacitance:  $C_L = 100 \text{ pF}$

Parameter	Symbol	μPD70208-8 μPD70216-8		μPD70208-10 μPD70216-10		Unit
		MIN.	MAX.	MIN.	MAX.	
External clock input cycle	① $t_{CYX}$	62	250	50	250	ns
External clock input high-level width ( $V_{KH}=3.0 \text{ V}$ )	② $t_{XKH}$	20		19		ns
External clock input low-level width ( $V_{KL}=1.5 \text{ V}$ )	③ $t_{XKL}$	20		19		ns
External clock input rise time (1.5→3.0 V)	④ $t_{XR}$		10		5	ns
External clock input fall time (3.0→1.5 V)	⑤ $t_{XF}$		10		5	ns
Clock output cycle	⑥ $t_{CYK}$	124	500	100	500	ns
Clock output high-level width ( $V_{OH}=3.0 \text{ V}$ )	⑦ $t_{XKH}$	$0.5t_{CYK}-7$		$0.5t_{CYK}-5$		ns
Clock output low-level width ( $V_{OL}=1.5 \text{ V}$ )	⑧ $t_{XKL}$	$0.5t_{CYK}-7$		$0.5t_{CYK}-5$		ns
Clock output rise time (1.5→3.0 V)	⑨ $t_{KR}$		7		5	ns
Clock output fall time (3.0→1.5 V)	⑩ $t_{KF}$		7		5	ns
CLKOUT delay time (vs. external clock)	⑪ $t_{DXK}$		55		40	ns
Input rise time (except external clock) (0.8→2.2 V)	⑫ $t_{IR}$		20		15	ns
Input fall time (except external clock) (2.2→0.8 V)	⑬ $t_{IF}$		12		10	ns
Output rise time(except CLKOUT) (0.8→2.2 V)	⑭ $t_{OR}$		20		15	ns
Output fall time (except CLKOUT) (2.2→0.8 V)	⑮ $t_{OF}$		12		10	ns
RESET setup time (vs. CLKOUT↓) <sup>Note 1</sup>	⑯ $t_{SRESK}$	25		20		ns
RESET hold time (vs. CLKOUT↓) <sup>Note 1</sup>	⑰ $t_{HKRES}$	35		25		ns
RESOUT output delay time (vs. CLKOUT↓)	⑱ $t_{DKRES}$	5	60	5	50	ns
READY inactive setup time (vs. CLKOUT↑)	⑲ $t_{SRYLK}$	15		15		ns
READY inactive hold time (vs. CLKOUT↑)	⑳ $t_{HKRYL}$	25		20		ns
READY active setup time (vs. CLKOUT↑)	㉑ $t_{SRYHK}$	15		15		ns
READY active hold time (vs. CLKOUT↑)	㉒ $t_{HKRYH}$	25		20		ns
NMI setup time (vs. CLKOUT↑)	㉓ $t_{SNMIK}$	15		15		ns
POLL setup time (vs. CLKOUT↑)	㉔ $t_{SPOLK}$	20		20		ns
Data setup time (vs. CLKOUT↓)	㉕ $t_{SDK}$	15		15		ns
Data hold time (vs. CLKOUT↓)	㉖ $t_{HKD}$	10		10		ns
CLKOUT → address delay time <sup>Note 2</sup>	㉗ $t_{DKA}$	10	55	10	50	ns
CLKOUT → address hold time	㉘ $t_{HKA}$	10		10		ns
CLKOUT↓ → PS delay time	㉙ $t_{DKP}$	10	60	10	50	ns
CLKOUT↓ → PS float delay time	㉚ $t_{FKP}$	10	60	10	50	ns
Address setup time (vs. ASTB↓)	㉛ $t_{SAST}$	$t_{KKL}-30$		$t_{KKL}-20$		ns
CLKOUT↓ → address float delay time <sup>Note 3</sup>	㉜ $t_{FKA}$	$t_{HKA}$	60	$t_{HKA}$	50	ns
CLKOUT↓ → ASTB↑ delay time	㉝ $t_{DKSTH}$		45		40	ns

- Notes**
1. When reset with the minimum pulse width or when guaranteeing the RESOUT output timing.
  2. Specification to also support QS0, QS1, and BUSLOCK signals; and A16/PS0 through A19/PS3,  $\overline{UBE}$ ,  $\overline{BUFEN}$ ,  $\overline{BUF\overline{R}/W}$ ,  $\overline{MRD}$ ,  $\overline{IORD}$ ,  $\overline{MWR}$ ,  $\overline{IOWR}$ , and BS0 through BS2 signals in HLDRQ/HLDAK timing.
  3. Specification to also support A16/PS0 through A19/PS3,  $\overline{UBE}$ ,  $\overline{BUFEN}$ ,  $\overline{BUF\overline{R}/W}$ ,  $\overline{MRD}$ ,  $\overline{IORD}$ ,  $\overline{MWR}$ ,  $\overline{IOWR}$ , BS0 through BS2 signals in HLDRQ/HLDAK timing.

AC CHARACTERISTICS (cont'd)

Output Pin Load Capacitance: C<sub>L</sub> = 100 pF

Parameter	Symbol	μPD70208-8 μPD70216-8		μPD70208-10 μPD70216-10		Unit
		MIN.	MAX.	MIN.	MAX.	
CLKOUT↑ → ASTB↓ delay time	③4 tDKSTL		50		45	ns
ASTB high-level width	③5 tSTST	t <sub>KKL</sub> -10		t <sub>KKL</sub> -10		ns
ASTB↓ → address hold time	③6 tHSTA	t <sub>KKH</sub> -20		t <sub>KKH</sub> -20		ns
CLKOUT → control 1 <sup>Note 1</sup> delay time	③7 tDKCT1	10	70	10	60	ns
CLKOUT → control 2 <sup>Note 2</sup> delay time	③8 tDKCT2	10	60	10	55	ns
Address float → RD↓ delay time	③9 tDAFRL	0		0		ns
CLKOUT↓ → RD↓ delay time	④0 tDKRL	10	75	10	65	ns
CLKOUT↓ → RD↑ delay time	④1 tDKRH	10	70	10	60	ns
RD↑ → address delay time	④2 tDRHA	t <sub>cyk</sub> -50		t <sub>cyk</sub> -40		ns
RD low-level width	④3 tRR	2t <sub>cyk</sub> -50		2t <sub>cyk</sub> -40		ns
BUFEN↑ → BUF $\bar{R}$ /W delay time (read cycle)	④4 tDBECT	t <sub>KKL</sub> -20		t <sub>KKL</sub> -20		ns
CLKOUT↓ → data output delay time	④5 tDKD	10	60	10	55	ns
CLKOUT↓ → data float delay time	④6 tFKD	10	60	10	55	ns
WR low-level width	④7 tWW	2t <sub>cyk</sub> -40		2t <sub>cyk</sub> -40		ns
WR↑ → BUFEN↑ or BUF $\bar{R}$ /W↓ (write cycle)	④8 tDWCT	t <sub>KKL</sub> -20		t <sub>KKL</sub> -20		ns
CLKOUT↑ → BS↓ delay time	④9 tDKBL	10	60	10	55	ns
CLKOUT↓ → BS↑ delay time	⑤0 tDKBH	10	60	10	55	ns
HLD $\bar{R}$ Q setup time (vs. CLKOUT↓)	⑤1 tSHQK	20		15		ns
CLKOUT↓ → HLD $\bar{A}$ K delay time	⑤2 tDKHA	10	70	10	60	ns
CLKOUT↑ → DMA $\bar{A}$ K delay time	⑤3 tDKHDA	10	60	10	55	ns
CLKOUT↓ → DMA $\bar{A}$ K delay time (cascade mode)	⑤4 tDKLDA	10	90	10	80	ns
WR low-level width (DMA cycle)	DMA expansion write	⑤5 tWW1	2t <sub>cyk</sub> -40		2t <sub>cyk</sub> -40	ns
	DMA normal write	⑤6 tWW2	t <sub>cyk</sub> -40		t <sub>cyk</sub> -40	ns
RD↓, WR↓ delay time (vs. DMA $\bar{A}$ K↓)	⑤7 tDDARW	t <sub>KKH</sub> -30		t <sub>KKH</sub> -30		ns
DMA $\bar{A}$ K↑ delay time (vs. RD↑)	⑤8 tDRHADH	t <sub>KKL</sub> -30		t <sub>KKL</sub> -30		ns
RD↑ delay time (vs. WR↑)	⑤9 tDWRH	5		5		ns
TC output delay time (vs. CLKOUT↑)	⑥0 tDKTCL		60		55	ns
TC OFF delay time (vs. CLKOUT↑)	⑥1 tDKTCF		60		55	ns
TC low-level width	⑥2 tTCTCL	t <sub>cyk</sub> -15		t <sub>cyk</sub> -15		ns
TC pull-up delay time (vs. CLKOUT↑)	⑥3 tDKTCH		Note 3		Note 3	ns
END setup time (vs. CLKOUT↑)	⑥4 tSEDK	35		30		ns
END low-level width	⑥5 tEEDL	100		80		ns
DMARQ setup time (vs. CLKOUT↑)	⑥6 tSDQK	35		30		ns
INTP <sub>n</sub> low-level width	⑥7 tIPIPL	100		80		ns
RxD setup time (vs. SCU internal clock↓)	⑥8 tSRX	1000		500		ns

- Notes**
1.  $\overline{MWR}$  and  $\overline{IOWR}$  signals in DMA cycle
  2.  $\overline{MWR}$  and  $\overline{IOWR}$  signals in  $\overline{BUFEN}$ ,  $\overline{BUF\bar{R}/W}$ ,  $\overline{INTAK}$ ,  $\overline{REFRQ}$  and CPU cycles.
  3. t<sub>KKH</sub>+t<sub>cyk</sub> - 10 (Reference value when a 1.1-kΩ pull-up resistor is connected.)


AC CHARACTERISTICS (cont'd)

Output Pin Load Capacitance: C<sub>L</sub> = 100 pF


Parameter	Symbol	μPD70208-8 μPD70216-8		μPD70208-10 μPD70216-10		Unit
		MIN.	MAX.	MIN.	MAX.	
RxD hold time (vs. SCU internal clock↓)	⑥9 t <sub>HRX</sub>	1000		500		ns
CLKOUT↓ → $\overline{\text{SRDY}}$ delay time	⑦0 t <sub>DKSR</sub>		150		100	ns
TOUT1↓ → TxD delay time	⑦1 t <sub>DTX</sub>		500		200	ns
TCTL2 setup time (vs. CLKOUT↓)	⑦2 t <sub>SGK</sub>	50		40		ns
TCTL2 setup time (vs. TCLK↑)	⑦3 t <sub>SGTK</sub>	50		40		ns
TCTL2 hold time (vs. CLKOUT↓)	⑦4 t <sub>HKG</sub>	100		80		ns
TCTL2 hold time (vs. TCLK↑)	⑦5 t <sub>HTKG</sub>	50		40		ns
TCTL2 high-level width	⑦6 t <sub>GGH</sub>	50		40		ns
TCTL2 low-level width	⑦7 t <sub>GGL</sub>	50		40		ns
TOUT output delay time (vs. CLKOUT↓)	⑦8 t <sub>DKTO</sub>		200		150	ns
TOUT output delay time (vs. TCLK↓)	⑦9 t <sub>DTKTO</sub>		150		100	ns
TOUT output delay time (vs. TCTL2↓)	⑧0 t <sub>DGTO</sub>		120		90	ns
TCLK rise time	⑧1 t <sub>TKR</sub>		25		25	ns
TCLK fall time	⑧2 t <sub>TKF</sub>		25		25	ns
TCLK high-level width	⑧3 t <sub>TKKH</sub>	50		45		ns
TCLK low-level width	⑧4 t <sub>TKKL</sub>	50		45		ns
TCLK cycle	⑧5 t <sub>CYK</sub>	124	DC	100	DC	ns
Access interval <sup>Note 1</sup>	⑧6 t <sub>A</sub>	2t <sub>CYK</sub> -50		2t <sub>CYK</sub> -40		ns
$\overline{\text{REFRQ}}\uparrow$ delay time (vs. $\overline{\text{MRD}}\uparrow$ ) <sup>Note 2</sup>	⑧7 t <sub>DROHRH</sub>	t <sub>KKL</sub> -30		t <sub>KKL</sub> -30		ns
RESET pulse width <sup>Note 3</sup>	⑧8 t <sub>WRESL</sub>	4t <sub>CYK</sub>		4t <sub>CYK</sub>		ns

- Notes**
1. Specification to guarantee read/write recovery time for I/O device.
  2. Specification to guarantee that  $\overline{\text{REFRQ}}\uparrow$  is always later than  $\overline{\text{MRD}}\uparrow$ .
  3. The oscillation stabilization time must be added on the power-ON reset when the oscillator is connected to the X1, X2 pins, and the internal clock generator is used. ★  
Because the oscillation stabilization time varies depending on the characteristics of the oscillator and oscillation circuit used, evaluate the oscillation stabilization time with the oscillator and oscillation circuit actually used.


**AC Test Input Waveform (Except X1 and X2)**



**AC Test Output Test Points**




**Load Conditions**




**Caution** If the load capacitance exceeds 100 pF due to the configuration of the circuit, the load capacitance of this device should be reduced to 100 pF or less by insertion of a buffer, etc.


**Clock Timing**




**Reset Timing**



**Ready Timing (1)**




**Ready Timing (2)**



**Note** Variation range




Read Timing



**Note** High-level signal is output in case of internal access.

**Remark** A dashed line indicates high impedance.


Write Timing



**Note** High-level signal is output in case of internal access.

**Remark** A dashed line indicates high impedance.


Status Timing



- Notes** 1.  $\overline{MRD}$ ,  $\overline{IOR}$ ,  $\overline{MWR}$ ,  $\overline{IOWR}$  (all output)  
 2. High-level signal is output in case of internal access.

**Remark** A dashed line indicates high impedance.


**Interrupt Acknowledge Timing (V40)**



- Notes 1.** Slave address in case of interrupt from external μPD71059.  
Invalid data in case of interrupt from internal ICU.
- 2.** Data read as vector address in case of interrupt from external μPD71059.  
High impedance in case of interrupt from internal ICU.
- 3.** Low-level output in case of interrupt from external μPD71059.  
High-level output in case of interrupt from internal ICU.

**Remark** A dashed line indicates high impedance.


**Interrupt Acknowledge Timing (V50)**



- Notes 1.** Slave address in case of interrupt from external μPD71059.  
Invalid data in case of interrupt from internal ICU.
- 2.** Data read as vector address in case of interrupt from external μPD71059.  
High impedance in case of interrupt from internal ICU.
- 3.** Low-level output in case of interrupt from external μPD71059.  
High-level output in case of interrupt from internal ICU.

**Remark** A dashed line indicates high impedance.


**HLD $\overline{RQ}$ /HLD $\overline{AK}$  Timing (1)**



**Note** A16/PS0 to A19/PS3,  $\overline{UBE}$ ,  $\overline{BUFEN}$ ,  $\overline{BUFR/W}$ ,  $\overline{MRD}$ ,  $\overline{IORD}$ ,  $\overline{MWR}$ ,  $\overline{IOWR}$  (all output): V40, V50  
 A8-A15 (output), AD0-AD7 (input/output): V40 AD0-AD15 (input/output) V50

**Remark** A dashed line indicates high impedance.


**HLD $\overline{RQ}$ /HLD $\overline{AK}$  Timing (2)**




**Note** A16/PS0 to A19/PS3,  $\overline{UBE}$ ,  $\overline{BUFEN}$ ,  $\overline{BUFR/W}$ ,  $\overline{MRD}$ ,  $\overline{IORD}$ ,  $\overline{MWR}$ ,  $\overline{IOWR}$  (all output): V40, V50  
 A8-A15 (output), V40 AD0-AD7 (input/output): V40 AD0-AD15 (input/output) V50

**Remark** A dashed line indicates high impedance.


**POLL, NMI Input Timing**




**BUSLOCK Output Timing**



**Access Interval**




Refresh Timing (V40)



Remark A dashed line indicates high impedance.




Refresh Timing (V50)




Remark A dashed line indicates high impedance.

TCU Timing (1)




Note Applies to TOUT2 output.

TCU Timing (2)




Note Applies to TOUT2 output.

SCU Timing




DMAU Timing (1)



**Note** Low-level signal is output in extended write mode.


**Remark** A dashed line indicates high impedance.

DMAU Timing (2)




**DMAU Timing (3) (Cascade Mode)**

**In Normal Operation:**



**Note** A16/PS0-A19/PS3,  $\overline{\text{BUFEN}}$ ,  $\overline{\text{BUFR/W}}$ ,  $\overline{\text{MRD}}$ ,  $\overline{\text{IORD}}$ ,  $\overline{\text{MWR}}$ ,  $\overline{\text{IOWR}}$ ,  $\overline{\text{BUSLOCK}}$  (All of these are outputs.)  
 :V40, V50  
 A8-A15 (Output), AD0-AD7 (Input/Output): V40 AD0-AD15 (Input/Output): V50

**When Refresh Cycle is Inserted:**



**ICU Timing**

