

## Instrumentation Operational Amplifier

### FEATURES

- High gain ..... 300,000 Min.
- Low drift vs. temperature ..... 0.5  $\mu$ V/ $^{\circ}$ C
- High CMRR ..... 114 dB Min.
- Low bias current .....  $\pm$ 2nA Max.
- Low noise ..... 0.5  $\mu$ V Max., 0.1 < f < 10Hz
- High  $R_{in}$  ..... 30 M $\Omega$ Min
- Fits in 725, 108A, 741 sockets

### APPLICATIONS

- Sample & Hold Amplifiers
- Integrators
- Medical Instrumentation
- Instrumentation Amplifiers & Buffers
- Strain Gauge & Thermocouple

### PRODUCT DESCRIPTION


The ALPHA Semiconductor AS OP-05 is an internally compensated Operational Amplifier. The OP-05 is well defined for instrumentation and low signal level applications where precision and stability over time and temperature are needed. The AS OP-05 offers a low input offset voltage and bias current including very high levels of gain, input impedance, CMRR, and PSRR.

The AS OP-05 is also an excellent choice for applications which are looking for low noise, low power, and low cost. The AS OP-05 is available in TO-99 and 8-pin plastic SOIC packages. The operating temperatures are 0 $^{\circ}$ C to 70 $^{\circ}$ C and -55 $^{\circ}$ C to +125 $^{\circ}$ C.


### ORDERING INFORMATION

TA=25 $^{\circ}$ C $V_{os}$ Max (mV)	TO-99 8-PIN	PLASTIC DIP 8-PIN	PLASTIC SOIC 8-PIN	OPER. TEMP. RANGE
0.15	OP-05AJ			MIL
0.5	OP-05J			MIL
0.5	OP-05EJ	OP-05EP	OP-05ES	COM.
1.3	OP-05CJ	OP-05CP	OP-05CS	COM.

### PIN CONFIGURATION



Bottom View



Top View

**ABSOLUTE MAXIMUM RATINGS (Note 2)**

Supply Voltage	$\pm 22V$
Internal Power Dissipation (Note 1)	500mW
Differential Input Voltage	$\pm 30V$
Input Voltage (Note 2)	$\pm 22V$
Output Short-Circuit Duration	Indefinite
Storage Temperature Range	
J Packages	-65 to +150°C
P Packages	-65 to +125°C
Operating Temperature Range	
OP-05A, OP-05	-55 to +125°C
OP-05E, OP-05C	0 to +70°C
Dice Junction Temperature(Tj)	-65 to +150°C
Lend Temperature (Soldering, 60 Sec.)	300°C

**NOTES:**

- See table for maximum ambient temperature rating and derating factor.
- Absolute maximum ratings apply to both DICE and packaged parts unless otherwise noted.
- For supply voltages less than  $\pm 22V$ , the absolute maximum input voltage is equal to the supply voltage.

PACKAGE TYPE	MAXIMUM AMBIENT TEMPERATURE FOR RATING	DERATE ABOVE MAXIMUM AMBIENT TEMPERATURE		
		Min.	Typ.	Max.
TO-99(J)	80°C		7.1 mW/°C	
9-Pin Plastic DIP (P)	36°C		5.6 mW/°C	

**ELECTRICAL CHARACTERISTICS** at  $V_s = \pm 15V$ ,  $T_a = 25^\circ C$ , unless otherwise noted.

PARAMETER	SYMBOL	CONDITIONS	OP-05A			OP-05			UNITS
			Min.	Typ.	Max.	Min.	Typ.	Max.	
Input Offset Voltage	$V_{io}$			0.07	0.15		0.2	0.5	mV
Long Term Input offset Voltage Stability	$V_{ios}/\text{Time}$	(Note 1)		0.2	1.0		0.2	1.0	$\mu\text{V}/\text{M}\mu\text{s}$
Input Offset Current	$I_{io}$			0.7	2.0		1.0	2.8	nA
Input Bias Current	$I_B$			$\pm 0.7$	$\pm 2.0$		$\pm 1.0$	$\pm 3.0$	nA
Input Noise Voltage (Note 2)	$e_{nmm}$	0.1Hz to 10Hz		0.35	0.6		0.35	0.6	$\mu\text{V}_{\text{rms}}$
Input Noise Voltage Density (Note 2)	$e_n$	$f_n = 10\text{Hz}$		10.3	18.0		10.3	18.0	$\text{nV}/\sqrt{\text{Hz}}$
Input Noise Voltage Density (Note 2)	$e_n$	$f_n = 100\text{Hz}$		10.0	13.0		10.0	13.0	$\text{nV}/\sqrt{\text{Hz}}$
Input Noise Voltage Density (Note 2)	$e_n$	$f_n = 1000\text{Hz}$		9.6	11.0		9.6	11.0	$\text{nV}/\sqrt{\text{Hz}}$
Input Noise Current (Note 2)	$i_{nnn}$	0.1 Hz to 10Hz		14	30		14	30	$\text{pA}_{\text{rms}}$
Input Noise Current Density (Note 2)	$i_n$	$f_n = 10\text{Hz}$		0.32	0.80		0.32	0.80	$\text{nV}/\sqrt{\text{Hz}}$
Input Noise Current Density (Note 2)	$i_n$	$f_n = 100\text{Hz}$		0.14	0.23		0.14	0.23	$\text{nV}/\sqrt{\text{Hz}}$
Input Noise Current Density (Note 2)	$i_n$	$f_n = 1000\text{Hz}$		0.12	0.17		0.12	0.17	$\text{nV}/\sqrt{\text{Hz}}$
Input Resistance-Differential-Mode	$R_{in}$	(Note 3)	30	80		20	60		MΩ
Input Resistance-Common Mode	$R_{incm}$			200			200		GΩ
Input Voltage Range	IVR		$\pm 13.5$	$\pm 14.0$		$\pm 13.5$	$\pm 14.0$		V
Common-Mode Rejection Ratio	CMRR	$V_{cm} = \pm 13.5$	114	126		114	126		dB
Power Supply Rejection Ratio	PSRR	$V_s = \pm 3V$ to $\pm 18V$		4	10		4	10	$\mu\text{V}/\text{V}$
Large Signal Voltage Gain	$AV_o$	$R_L > 2k\Omega$ $V_n = \pm 10V$	300	500		200	500		V/mV
Large Signal Voltage Gain	$AV_o$	$R_L > 500\Omega$ $V_n = \pm 0.5$ $V_n = \pm 3V$ (Note 3)	150	500		150	500		V/mV
Output Voltage Swing	$V_o$	$R_L > 10k\Omega$	$\pm 12.5$	$\pm 13.0$		$\pm 12.5$	$\pm 13.0$		V
Output Voltage Swing	$V_o$	$R_L > 2k\Omega$	$\pm 12.0$	$\pm 12.8$		$\pm 12.0$	$\pm 12.8$		V
Output Voltage Swing	$V_o$	$R_L > 1k\Omega$	$\pm 10.5$	$\pm 12.0$		$\pm 10.5$	$\pm 12.0$		V
Slew Rate (Note 2)	SR	$R_L > 2k\Omega$	0.1	0.3		0.1	0.3		V/μs
Closed-Loop Bandwidth (Note 2)	BW	$A_{vo} = +1.0$	0.4	0.6		0.4	0.6		MHz
Open Loop Output Resistance	$R_o$	$V_o = 0$ , $I_o = 0$		60			60		Ω
Power Consumption	$P_d$	No Load		90	120		90	120	mW
Power Consumption	$P_d$	$V_s = \pm 3V$ , No load		4	6		4	6	mW
Offset Adjustment Range		$R_n = 20k\Omega$		4			4		mV

**ELECTRICAL CHARACTERISTICS** at  $V_g = \pm 15V$ ,  $T_a = 25^\circ C$ , unless otherwise noted.

PARAMETER	SYMBOL	CONDITIONS	OP-05E			OP-05C			UNITS
			Min.	Typ.	Max.	Min.	Typ.	Max.	
Input Offset Voltage	$V_{io}$			0.2	0.5		0.3	1.3	mV
Long Term Input Offset Voltage Stability	$V_{IO}S/\text{Time}$	(Note 1)		0.3	1.5		0.4	2.0	$\mu\text{V}/\text{M}_\text{o}$
Input Offset Current	$I_{io}$			1.2	3.8		1.8	6.0	nA
Input Bias Current	$I_B$			$\pm 1.2$	$\pm 4.0$		$\pm 1.8$	$\pm 7.0$	nA
Input Noise Voltage (Note 2)	$e_{nnn}$	$0.1\text{Hz}$ to $10\text{Hz}$		0.35	0.6		0.38	0.65	$\mu\text{V}_{nnn}$
Input Noise Voltage Density (Note 2)	$e_n$	$f_n = 10\text{Hz}$		10.3	18.0		10.5	20.0	$\text{nV}/\sqrt{\text{Hz}}$
Input Noise Voltage Density (Note 2)	$e_n$	$f_n = 100\text{Hz}$		10.0	13.0		10.2	13.5	$\text{nV}/\sqrt{\text{Hz}}$
Input Noise Voltage Density (Note 2)	$e_n$	$f_n = 1000\text{Hz}$		9.6	11.0		9.8	11.5	$\text{nV}/\sqrt{\text{Hz}}$
Input Noise Current (Note 2)	$i_{nnn}$	$0.1\text{ Hz}$ to $10\text{Hz}$		14	30		15	35	$\text{pA}_{nnn}$
Input Noise Current Density (Note 2)	$i_n$	$f_n = 10\text{Hz}$		0.32	0.80		0.35	0.90	$\text{nV}/\sqrt{\text{Hz}}$
Input Noise Current Density (Note 2)	$i_n$	$f_n = 100\text{Hz}$		0.14	0.23		0.15	0.27	$\text{nV}/\sqrt{\text{Hz}}$
Input Noise Current Density (Note 2)	$i_n$	$f_n = 1000\text{Hz}$		0.12	0.17		0.13	0.18	$\text{nV}/\sqrt{\text{Hz}}$
Input Resistance-Differential-Mode	$R_{in}$	(Note 3)	15	50		8	33		MΩ
Input Resistance-Common Mode	$R_{inCM}$			160			120		GΩ
Input Voltage Range	IVR		$\pm 13.5$	$\pm 14.0$		$\pm 13.0$	$\pm 14.0$		V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = \pm 13.5$	110	123		100	32		dB
Power Supply Rejection Ratio	PSRR	$V_g = \pm 3V$ to $\pm 18$		5	20		7	120	$\mu\text{V}/\text{V}$
Large Signal Voltage Gain	$AV_o$	$R_L > 2\text{k}\Omega$ $V_n = \pm 10\text{V}$	200	500		120	400		$\text{V}/\text{mV}$
Large Signal Voltage Gain	$AV_o$	$R_L > 500\Omega$ $V_n = \pm 0.5$ $V_n = \pm 3\text{V}$ (Note 3)	150	500		100	400		$\text{V}/\text{mV}$
Output Voltage Swing	$V_o$	$R_L > 10\text{k}\Omega$	$\pm 12.0$	$\pm 13.0$		$\pm 12.0$	$\pm 13.0$		V
Output Voltage Swing	$V_o$	$R_L > 2\text{k}\Omega$	$\pm 12.0$	$\pm 12.8$		$\pm 11.5$	$\pm 12.8$		V
Output Voltage Swing	$V_o$	$R_L > 1\text{k}\Omega$	$\pm 10.5$	$\pm 12.0$			$\pm 12.0$		V
Slew Rate (Note 2)	SR	$R_L > 2\text{k}\Omega$	0.1	0.3		0.1	0.3		$\text{V}/\mu\text{s}$
Closed-Loop Bandwidth (Note 2)	BW	$A_{vcl} = +1.0$	0.4	0.6		0.4	0.6		MHz
Open Loop Output Resistance	$R_o$	$V_o = 0$ , $I_o = 0$		60			60		Ω
Power Consumption	$P_A$	No Load		90	120		95	150	mW
Power Consumption	$P_A$	$V_g = \pm 3\text{V}$ , No load		4	6		4	8	mW
Offset Adjustment Range		$R_o = 20\text{k}\Omega$		4			4		mV

**ELECTRICAL CHARACTERISTICS** at  $V_{\text{DD}} = \pm 15V$ ,  $-55^{\circ}\text{C} \leq T_{\text{A}} \leq +125^{\circ}\text{C}$ , unless otherwise noted.

PARAMETER	SYMBOL	CONDITIONS	OP-05A			OP-05			UNITS
			Min.	Typ.	Max.	Min.	Typ.	Max.	
Input Offset Voltage	$V_{\text{IO}}$			0.10	0.24		0.3	0.7	$\mu\text{V}$
Average Input Offset Voltage Drift Without External Trim	$\text{TCV}_{\text{IO}}$	(Note 2)		0.3	0.9		0.7	2.0	$\mu\text{V}/^{\circ}\text{C}$
With External Trim	$\text{TCV}_{\text{IO}}$	$R_i = 20\text{k}\Omega$ (Note 3)		0.2	0.5		0.3	1.0	$\mu\text{V}/^{\circ}\text{C}$
Input Offset Current	$I_{\text{IO}}$			1.0	4.0		1.8	5.6	$\text{nA}$
Average Input Offset Current Drift	$\text{TCI}_{\text{IO}}$	Note 2		5	25		8	50	$\text{pA}/^{\circ}\text{C}$
Input Bias Current	$I_B$			$\pm 1$	$\pm 4$		$\pm 2$	$\pm 6$	$\text{nA}$
Average Input Bias Current Drift	$\text{TCI}_B$	Note 2		8	25		13	50	$\text{pA}/^{\circ}\text{C}$
Input Voltage Range	IVR		$\pm 13.0$	$\pm 13.5$		$\pm 13.0$	$\pm 13.5$		$\text{V}$
Common Mode Rejection Ratio	CMRR	$V_{\text{COM}} = \pm 13.0 \text{ V}$	110	123		110	123		$\text{dB}$
Power Supply Rejection Ratio	PSRR	$V_{\text{dd}} = \pm 3\text{V} \text{ to } \pm 18\text{V}$		5	20		5	20	$\mu\text{V/V}$
Large-Signal Voltage Gain	$A_{\text{vH}}$	$R_i > 2\text{k}\Omega$ , $V_o = \pm 10\text{V}$	200	400		150	400		$\text{V/mV}$
Output Voltage Swing	$V_o$	$R_o > 2\text{k}\Omega$	$\pm 12.0$	$\pm 12.6$		$\pm 12.0$	$\pm 12.6$		$\text{V}$

**ELECTRICAL CHARACTERISTICS** at  $V_{\text{DD}} = \pm 15\text{V}$ ,  $0^{\circ}\text{C} \leq T_{\text{A}} \leq +70^{\circ}\text{C}$ , unless otherwise noted.










PARAMETER	SYMBOL	CONDITIONS	OP-05E			OP-05C			UNITS
			Min.	Typ.	Max.	Min.	Typ.	Max.	
Input Offset Voltage	$V_{\text{IO}}$			0.25	0.6		0.35	1.6	$\mu\text{V}$
Average Input Offset Voltage Drift Without External Trim	$\text{TCV}_{\text{IO}}$	(Note 2)		0.7	2.0		1.3	4.5	$\mu\text{V}/^{\circ}\text{C}$
With External Trim	$\text{TCV}_{\text{IO}}$	$R_i = 20\text{k}\Omega$ (Note 3)		0.2	0.6		0.4	1.5	$\mu\text{V}/^{\circ}\text{C}$
Input Offset Current	$I_{\text{IO}}$			1.4	5.3		2.0	8.0	$\text{nA}$
Average Input Offset Current Drift	$\text{TCI}_{\text{IO}}$	Note 2		8	35		12	50	$\text{pA}/^{\circ}\text{C}$
Input Bias Current	$I_B$			$\pm 1.5$	$\pm 5.5$		$\pm 2.2$	$\pm 9.0$	$\text{nA}$
Average Input Bias Current Drift	$\text{TCI}_B$	Note 2		13	35		18	50	$\text{pA}/^{\circ}\text{C}$
Input Voltage Range	IVR		$\pm 13.0$	$\pm 13.5$		$\pm 13.0$	$\pm 13.5$		$\text{V}$
Common Mode Rejection Ratio	CMRR	$V_{\text{COM}} = \pm 13.0 \text{ V}$	107	123		97	120		$\text{dB}$
Power Supply Rejection Ratio	PSRR	$V_{\text{dd}} = \pm 3\text{V} \text{ to } \pm 18\text{V}$		7	32		10	51	$\mu\text{V/V}$
Large-Signal Voltage Gain	$A_{\text{vH}}$	$R_i > 2\text{k}\Omega$ , $V_o = \pm 10\text{V}$	180	450		100	400		$\text{V/mV}$
Output Voltage Swing	$V_o$	$R_o > 2\text{k}\Omega$	$\pm 12.0$	$\pm 12.6$		$\pm 11.0$	$\pm 12.6$		$\text{V}$

**Notes:**










1. Long-term input offset voltage stability refers to the averaged trend line of  $V_{\text{IO}}$  vs. time over extended periods after the first 30 days of operation. Excluding the initial hour of operation, changes in  $V_{\text{IO}}$  during the first 30 operating days are typically  $2.5\mu\text{V}$ .

2. Sample tested.  
3. Guaranteed by design.







## TYPICAL CHARACTERISTICS



## TYPICAL CHARACTERISTICS (continued)




## TYPICAL CHARACTERISTICS (continued)





**APPLICATION HINTS**

OP-05 series devices can be fitted directly to 725 and 108/108A Series sockets with or without removal of external compensation components. Additionally, the OP-05 may be fitted to unnullled 741 series. However, if conventional 741 nulling circuitry is in use, it should be modified or removed to enable proper OP-05 operation. The OP-05 provides stable operation with load capacitance of up to 500pF and  $\pm 10V$  swings; larger capacitances should be decoupled with a  $50\Omega$  resistor.

**STABLE, HIGH-IMPEDANCE BUFFER**

Offset stability can be degraded by stray thermoelectric voltages arising from dissimilar metals at the contacts to the input terminals. Best operation will be obtained when both input contacts are maintained at the same temperature, preferably close to the temperature of the device's package.

**HIGH IMPEDANCE, HIGH COMMON-MODE REJECTION INSTRUMENTATION AMPLIFIER****TYPICAL OFFSET VOLTAGE TEST CIRCUIT****TYPICAL LOW-FREQUENCY NOISE TEST CIRCUIT\***