

# Ultralow Offset Voltage Op Amp

**AD OP-07** 

**FEATURES** 

Ultralow Offset Voltage: 10μV Ultralow Offset Voltage Drift: 0.2μV/°C Ultrastable vs. Time: 0.2μV/°C

Ultrastable vs. Time: 0.2µV/°C
Ultralow Noise: 0.35µV p–p
No External Components Required
Monolithic Construction

High Common-Mode Input Range: ±14.0V Wide Power Supply Voltage Range: ±3V to ±18V

Fits 725, 108A/308A Sockets

Military Parts and Plus Parts Available 8-Pin Plastic Mini-DIP, Cerdip, TO-99 Hermetic

Metal Can, or SOIC

Available in Wafer-Trimmed Chip Form Available in Tape and Reel in Accordance with EIA-481A Standard

Surface Mount (SOIC)

#### PRODUCT DESCRIPTION


A guaranteed minimum open-loop voltage gain of 3,000,000 (AD OP-07A) represents an order of magnitude improvement over older designs; this affords increased accuracy in high closed-loop gain applications. Typical input offset voltages as low as  $10\mu V$ , typical bias currents of 0.7nA, internal compensation and device protection eliminate the need for external components and adjustments. An input offset voltage temperature coefficient of  $0.2\mu V/^{\circ}C$  (typ) and long-term stability of  $0.2\mu V/$ month (typ) eliminate recalibration or loss of initial accuracy.

A true differential operational amplifier, the AD OP-07 has a high common-mode input voltage range ( $\pm 13V$  min) common-mode rejection ratio (typically up to 126dB) and high differential input impedance ( $50M\Omega$  typ); these features combine to assure high accuracy in noninverting configurations. Such applications include instrumentation amplifiers where the increased open-loop gain maintains high linearity at high closed-loop gains.


The AD OP-07 is available in five performance grades. The AD OP-07E, AD OP-07C and AD OP-07D are specified for operation over the 0 to +70°C temperature range, while the AD OP-07A and AD OP-07 are specified for -55°C to +125°C operation. All devices are available in either the TO-99 hermetically sealed metal cans or the hermetically sealed cerdip packages, while the commercial grades are also available in plastic 8-pin mini-DIP and plastic surface mount (SOIC) packages.

### CONNECTION DIAGRAMS

#### TO-99 (H) Package



Plastic Mini-DIP (N), Cerdip (Q) and SOIC (R) Packages



#### PRODUCT HIGHLIGHTS

- Increased open-loop voltage gain (3.0 million min) results in better accuracy and linearity in high closed-loop gain applications.
- Ultralow offset voltage and offset voltage drift, combined with low input bias currents, allow the AD OP-07 to maintain high accuracy over the entire operating temperature range.
- Internal frequency compensation, ultralow input offset voltage and full device protection eliminate the need for additional components. This reduces circuit size and complexity and increases reliability.
- 4. High input impedances, large common-mode input voltage range and high common-mode rejection ratio make the AD OP-07 ideal for noninverting and differential instrumentation applications.
- Monolithic construction along with advanced circuit design and processing techniques result in low cost.
- The input offset voltage is trimmed at the wafer stage. Unmounted chips are available for hybrid circuit applications.

# AD OP-07 — SPECIFICATIONS ( $\tau_{\text{A}} = +25^{\circ}\text{C}$ , $v_{\text{S}} = \pm 15$ V, unless otherwise specified)

Model		AD OP-07E		AD OP-07C			AD OP-07D			
Parameter	Symbol	Min	Typ	Max	Min	Тур	Max	Min	Тур	Max
OPEN LOOP GAIN	Avo	2,000 1,800 300	5,000 4,500 1,000		1,200 1,000 300	4,000 4,000 1,000		1,200 1,000 300	4,000 4,000 1,000	
OUTPUT CHARACTERISTICS Maximum Output Swing	V <sub>OM</sub>	± 12.5 ± 12.0 ± 10.5 · 12.0	+ 13.0 + 12.8 + 12.0 + 12.6		± 12.0 ± 11.5 ± 11.0	+ 13.0 ± 12.8 ± 12.0 ± 12.6		± 12.0 ± 11.5	± 13.0 ± 12.8 ± 12.6	
Open-Loop Output Resistance	$R_{\rm O}$		60			60			60	
FREQUENCY RESPONSE Closed Loop Bandwidth Slew Rate	BW SR		0.6 0.17			0.6 0.17			0.6 0.17	
INPUT OFFSET VOLTAGE Initial	Vos		30 45	75 130		60 85	150 250		60 85	1 <b>50</b> 250
Adjustment Range Average Drift No External Trim With External Trim	TCV <sub>OS</sub>		± 4 0.3 0.3	1.3 1.3		± 4 0.5 0.4	1.8 1.6		± 4 0.7 0.7	2.5 2.5
Long Term Stability	V <sub>OS</sub> /Time		0.3	1.5		0.4	2.0		0.5	3.0
INPUT OFFSET CURRENT Initial	Ios		0.5 0.9	<b>3.8</b> 5.3		0.8 1.6	<b>6.0</b> 8.0		0.8 1.6	6.0 8.0
Average Drift	TCIos		8	35		12	50		12	50
INPUT BIAS CURRENT Initial	I <sub>B</sub>		- 1.2 - 1.5	±4.0		± 1.8 ± 2.2	±7.0		± 2.0 ± 3.0	± 12 ± 14
Average Drift	TCI <sub>B</sub>		13	35		18	50	1	18	50
INPUT RESISTANCE Differential Common Mode	R <sub>IN</sub> R <sub>INCM</sub>	15	50 160		8	33 120		7	31 120	
INPUT NOISE Voltage Voltage Density	e <sub>n</sub> p-p e <sub>n</sub>		0.35 10.3 10.0 9.6	0.6 18.0 13.0		0.38 10.5 10.2 9.8	0.65 20.0 13.5 11.5		0.38 10.5 10.2 9.8	0.65 20.0 13.5 11.5
Current Current Density	í <sub>n</sub> p-p i <sub>n</sub>		0.32 0.14 0.12	30 0.80 0.23 0.17		15 0.35 0.15 0.13	35 0.90 0.27 0.18		15 0.35 0.15 0.13	35 0.90 0.27 0.18
INPUT VOLTAGE RANGE Common Mode	CMVR	±13.0 +13.0	± 14.0 ± 13.5		± 13.0 ± 13.0	± 14.0 ± 13.5		± 13.0 ± 13.0	± 14.0 ± 13.5	
Common-Mode Rejection Ratio	CMRR	106 103	123 123		100 97	120 120		<b>94</b> 94	110 106	
POWER SUPPLY Current, Quiescent Power Consumption Rejection Ratio	I <sub>Q</sub> P <sub>D</sub>	94	3.0 90 6.0 107	4.0 120 9.0	90	3.5 105 6.0 104	5.0 150 9.0	90	3.5 105 6.0 104	5.0 150 9.0
OPERATING TEMPERATURE RANGE		90	104	+ 70	86	100	+ 70	86	100	+ 70

NOTES

'Input Offset Voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power. Additionally, the AD OP-07A offset voltage is guaranteed fully warmed up.

'Long-Term Input Offset Voltage Stability refers to the averaged trend line of  $V_{OS}$  vs. Time over extended periods of time and is extrapolated from high temperature test data. Excluding the initial hour of operation, changes in  $V_{OS}$  during the first 30 operating days are typically  $2.5\mu V$  – Parameter is not 100% tested: 90% of units meet this specification.

Specifications subject to change without notice.

AD OP-07A		AD OP-07					
Min	Тур	Max	Min	Тур	Max	Test Conditions	Units
3,000	5,000		2,000	5,000		$R_1 \approx 2k\Omega$ , $V_O = \pm 10V$	V/mV
2,000	4,000		1,500	4,000		$R_1 = 2k\Omega$ , $V_O = \pm 10V$ , $T_{min}$ to $T_{max}$	V/mV
300	1,000		300	1,000		$R_{\rm L} = 500\Omega$ , $V_{\rm O} = \pm 0.5 V$ , $V_{\rm S} = \pm 3 V$	V/mV
±12.5	± 13.0		±12.5	± 13.0		R <sub>1</sub> :-10kΩ	v
±12.0	± 12.8		± 12.0	± 12.8		$R_1 \ge 2k\Omega$	V
± 10.5 ± 12.0	± 12.0 ± 12.6		± 10.5	± 12.0		$R_1 \ge 1k\Omega$	V
± 12.0	60		±12.0	± 12.6 60		$R_1 \ge 2k\Omega$ , $T_{min}$ to $T_{max}$ $V_O = 0$ , $I_O = 0$	V
	•••			00		V <sub>O</sub> = 0, 1 <sub>O</sub> = 0	Ω
	0.6			0.6		$A_{VCI} = +1.0$	MHz
	0.17			0.17		R <sub>1.</sub> ≥2k	V/µs
	10	25		30	75	Note I	μν
	25	60¹		60	200¹	T <sub>min</sub> to T <sub>max</sub>	μV
	± 4·			± 4		$R_{\rm P} = 20k\Omega$	mV
	0.2	0.6		0.3	1.3	T <sub>min</sub> to T <sub>max</sub>	μV/°C
	0.2	0.6		0.3	1.3	$R_P = 20k\Omega$ , $T_{min}$ to $T_{max}$	μV/°C
	0.2	1.0		0.2	1.0	Note 2	μV/Mont
	0.3	2.0		0.4	2.8		nA
	0.8	4.0		1.2	5.6	T <sub>min</sub> to T <sub>max</sub>	nA
	5	25		8	50	T <sub>min</sub> to T <sub>max</sub>	pA/^C
	± 0.7	± 2.0		± 1.0	±3.0		nA
	± 1.0	± 4.0		± 2.0	± 6.0	T <sub>min</sub> to T <sub>max</sub>	nA
	8	25		13	50	T <sub>min</sub> to T <sub>max</sub>	pA/°C
30	80		20	60			MΩ
	200			200			GΩ
	0.35	0.6		0.35	0.6	0.1Hz to 10Hz	μV p-p
	10.3	18.0		10.3	18.0	$f_{\rm O} = 10 \text{Hz}$	nV/√ <u>Hz</u>
	10.0	13.0		10.0	13.0	$f_O = 100 Hz$	nV/√Hz
	9.6 14	11.0 30		9.6	11.0 30	f <sub>O</sub> = lkHz	nV/√Hz
	0.32	0.80		14 0.32	0.80	0.1Hz to $10$ Hz $f_{\rm O} = 10$ Hz	pAp-p pA/√Hz
	0.14	0.23		0.14	0.23	$f_O = 100Hz$	$pA/\sqrt{Hz}$
	0.12	0.17	_	0.12	0.17	$f_O = 1kHz$	pA/√Hz
±13.0	± 14.0		± 13.0	± 14.0			v
±13.0	± 13.5		± 13.0	± 13.5		T <sub>min</sub> to T <sub>max</sub>	v
110	126		110	126		$V_{CM} = \pm CMVR$	dB
106	123		106	123		$V_{CM} = \pm CMVR$ , $T_{min}$ to $T_{max}$	dB
	3.0	4.0		30	4.0	$V_S = \pm 15V$	mA
	90	120		90	120	$V_S = \pm 15V$	mW
	6.0	8.4		6.0	8.4	$V_S = \pm 3V$	mW
100	110		100	110		$V_S = \pm 3V \text{ to } \pm 18V$	dB
94	106		94	106		$V_S = \pm 3V$ to $\pm 18V$ , $T_{min}$ to $T_{max}$	dB
- 55		+ 125	- 55		+ 125		°C

Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in boldface are tested on all production units.

## **AD OP-07**

## ABSOLUTE MAXIMUM RATINGS


Note 1: Maximum package power dissipation vs. ambient temperature.

Maximum Ambient Derate Above Maximum


Package Type	Temperature for Rating	Ambient Temperat
TO-99(H)	80°C	7.1mW/°C
Mini-DIP(N)	36℃	5.6mW/°C
Cerdip(Q)	75°C	6.7m₩/°C

## CHIP DIMENSIONS AND BONDING DIAGRAM


Dimensions shown in inches and (mm).
Contact factory for latest dimensions.



THE AD OP-07 IS AVAILABLE IN WAFER-TRIMMED CHIP FORM FOR PRECISION HYBRIDS. CONSULT THE FACTORY FOR DETAILS.



Offset Voltage Test Circuit



Burn-In Circuit

## ORDERING GUIDE1

Model	Temperature Range (°C)	Max Initial Offset (μV)	Max Offset Drift (μV/°C)	Package Description	Package Option <sup>2</sup>
ADOP-07EH	0 to +70	75	1.3	TO-99	H-08A
ADOP-07EN	0 to +70	75	1.3	Mini-DIP	N-8
ADOP-07EQ	0 to +70	75	1.3	Cerdip	Q-8
ADOP-07CH	0 to +70	150	1.8	TO-99	H-08A
ADOP-07CN	0 to +70	150	1.8	Mini-DIP	N-8
ADOP-07CQ	0 to +70	150	1.8	Cerdip	Q-8
ADOP-07CR	0 to +70	150	1.8	SOIC	R-8
ADOP-07CR-REEL	0 to +70	150	1.8	SOIC	
ADOP-07DH	0 to +70	150	2.5	TO-99	H-08A
ADOP-07DN	0 to +70	150	2.5	Mini-DIP	N-8
ADOP-07DQ	0 to +70	150	2.5	Cerdip	O-8
ADOP-07AH	-55 to +125	25	0.6	TO-99	H-08A
ADOP-07AQ	-55 to +125	25	0.6	Cerdip	O-8
ADOP-07H	-55 to +125	75	1.3	TO-99	H-08A
ADOP-07Q	-55 to +125	75	1.3	Cerdip	Q-8

NOTES

<sup>&</sup>lt;sup>1</sup>A, C and D grade chips are also available.

<sup>&</sup>lt;sup>2</sup>For outline information see Package Information section.

## Applying the AD OP-07

The AD OP-07 may be directly substituted for other OP-07s as well as 725, 108/208/308, 108A/208A/308A, 714, OP-05 or LM11 devices, with or without removal of external frequency compensation or offset nulling components. If used to replace 741 devices, offset nulling components must be removed (or




Figure 1. Optional Offset Nulling Circuit and Power Supply Bypassing


referenced to  $+V_{\rm S}$ ). Input offset voltage of AD OP-07 is very low, but if additional nulling is required, the circuit shown in Figure 1 is recommended.

The AD OP-07 provides stable operation with load capacitances up to 500pF and  $\pm 10V$  swings; larger capacitances should be decoupled with  $50\Omega$  resistor.


Stray thermoelectric voltages generated by dissimilar metals (thermocouples) at the contacts to the input terminals can prevent realization of the drift performance indicated. Best operation will be obtained when both input contacts are maintained at the same temperature, preferably close to the temperature of the device's package.

Although the AD OP-07 features high power supply rejection, the effects of noise on the power supplies may be minimized by bypassing the power supplies as close to Pins 4 and 7 of the AD OP-07 as possible, to load ground with a good-quality  $0.01\mu F$  ceramic capacitor as shown in Figure 1.


## **Performance Curves** (typical @ $T_A = +25^{\circ}C$ , $V_S = \pm 15V$ , AD OP-07 Grade Device unless otherwise noted)




AD OP-07 Open-Loop Gain Curve



Open-Loop Gain vs. Temperature




AD OP-07 Low Frequency Noise (See Test Circuit, on the Previous Page)




Open-Loop Frequency Response


## AD OP-07—Typical Performance Curves




Closed-Loop Response for Various Gain Configurations




Input Wideband Noise vs. Bandwidth (0.1kHz to Frequency Indicated)




CMRR vs. Frequency




Power Consumption vs. Power Supply




Maximum Undistorted Output vs. Frequency



Offset Voltage vs. Time



PSRR vs. Frequency



Output Voltage vs. Load Resistance