



**MOTOROLA**

**MC14504B**

**CMOS SSI**


(LOW-POWER COMPLEMENTARY MOS)

**TTL or CMOS to CMOS  
HEX LEVEL SHIFTER**

**HEX LEVEL SHIFTER FOR  
TTL to CMOS or CMOS to CMOS**

The MC14504B is a hex non-inverting level shifter using CMOS technology. The level shifter will shift a TTL signal to CMOS logic levels for any CMOS supply voltage between 5 and 15 volts. A control input also allows interface from CMOS to CMOS at one logic level to another logic level. Either up or down level translating is accomplished by selection of power supply levels  $V_{DD}$  and  $V_{CC}$ . The  $V_{CC}$  level sets the input signal levels while  $V_{DD}$  selects the output voltage levels.

- UP Translates from a Low to a High Voltage or DOWN Translates from a High to a Low Voltage
- Input Threshold Can Be Shifted for TTL Compatibility
- No Sequencing Required on Power Supplies or Inputs for Power Up or Power Down
- 3 to 18 Vdc Operation for  $V_{DD}$  and  $V_{CC}$
- Diode Protected Inputs to  $V_{SS}$
- Capable of Driving Two Low-Power TTL Loads or One Low-Power Schottky TTL Load Over the Rated Temperature Range



**L SUFFIX  
CERAMIC PACKAGE  
CASE 620**


**P SUFFIX  
PLASTIC PACKAGE  
CASE 648**

**ORDERING INFORMATION**

A Series:  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$   
MC14XXXBAL (Ceramic Package Only)

C Series:  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$   
MC14XXXBCP (Plastic Package)  
MC14XXXBCL (Ceramic Package)


**LOGIC DIAGRAM**



Mode Select	Input Logic Levels	Output Logic Levels
1 ( $V_{CC}$ )	TTL	CMOS
0 ( $V_{SS}$ )	CMOS	CMOS

1/6 of package shown.

**PIN ASSIGNMENT**



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields **referenced to the  $V_{SS}$  pin, only**. Extra precautions must be taken to avoid applications of any voltage higher than the maximum rated voltages to this high-impedance circuit. For proper operation, the ranges  $V_{SS} \leq V_{in} \leq 18\text{ V}$  and  $V_{SS} \leq V_{out} \leq V_{DD}$  are recommended.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ). Unused outputs must be left open.

# MC14504B

## MAXIMUM RATINGS\* (Voltages Referenced to V<sub>SS</sub>)

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC Supply Voltage	-0.5 to +18.0	V
V <sub>DD</sub>	DC Supply Voltage	-0.5 to +18.0	V
V <sub>in</sub>	Input Voltage (DC or Transient)	-0.5 to +18.0	V
V <sub>out</sub>	Output Voltage (DC or Transient)	-0.5 to V <sub>DD</sub> +0.5	V
I <sub>in</sub> , I <sub>out</sub>	Input or Output Current (DC or Transient), per Pin	±10	mA
P <sub>D</sub>	Power Dissipation, per Package**	500	mW
T <sub>stg</sub>	Storage Temperature	-85 to +150	°C
T <sub>L</sub>	Lead Temperature (8-Second Soldering)	260	°C

\*Maximum ratings are those values beyond which damage to the device may occur.

\*\*Power dissipation temperature derating: Plastic "P" package: -12 mW/°C from 65°C to 85°C.  
Ceramic "L" package: -12 mW/°C from 100°C to 125°C.

## ELECTRICAL CHARACTERISTICS (Voltages Referenced to V<sub>SS</sub>)

Characteristic	Symbol	V <sub>CC</sub> Vdc	V <sub>DD</sub> Vdc	T <sub>low</sub> *		25°C			T <sub>high</sub> *		Unit	
				Min	Max	Min	Typ #	Max	Min	Max		
Output Voltage "0" Level V <sub>in</sub> = 0 V	V <sub>OL</sub>	-	5.0	-	0.05	-	0	0.05	-	0.05	Vdc	
		-	10	-	0.05	-	0	0.05	-	0.05		
		-	15	-	0.05	-	0	0.05	-	0.05		
Output Voltage "1" Level V <sub>in</sub> = V <sub>CC</sub>	V <sub>OH</sub>	-	5.0	4.95	-	4.95	5.0	-	4.95	-	Vdc	
		-	10	9.95	-	9.95	10	-	9.95	-		
		-	15	14.95	-	14.95	15	-	14.95	-		
Input Voltage "0" Level (V <sub>OL</sub> = 1.0 Vdc) TTL-CMOS (V <sub>OL</sub> = 1.5 Vdc) TTL-CMOS (V <sub>OL</sub> = 1.0 Vdc) CMOS-CMOS (V <sub>OL</sub> = 1.5 Vdc) CMOS-CMOS (V <sub>OL</sub> = 1.5 Vdc) CMOS-CMOS	V <sub>IL</sub>	5	10	-	0.8	-	1.3	0.8	-	0.8	Vdc	
		5	15	-	0.8	-	1.3	0.8	-	0.8		
		5	10	-	1.5	-	2.25	1.5	-	1.4		
		5	15	-	1.5	-	2.25	1.5	-	1.5		
		10	15	-	3.0	-	4.5	3.0	-	2.9		
Input Voltage "1" Level (V <sub>OH</sub> = 9.0 Vdc) TTL-CMOS (V <sub>OH</sub> = 13.5 Vdc) TTL-CMOS (V <sub>OH</sub> = 9.0 Vdc) CMOS-CMOS (V <sub>OH</sub> = 13.5 Vdc) CMOS-CMOS (V <sub>OH</sub> = 13.5 Vdc) CMOS-CMOS	V <sub>IH</sub>	5	10	2.0	-	2.0	1.5	-	2.0	-	Vdc	
		5	15	2.0	-	2.0	1.5	-	2.0	-		
		5	10	3.6	-	3.5	2.75	-	3.5	-		
		5	15	3.6	-	3.5	2.75	-	3.5	-		
		10	15	7.1	-	7.0	5.5	-	7.0	-		
Output Drive Current (AL Device) (V <sub>OH</sub> = 2.5 Vdc) Source (V <sub>OH</sub> = 4.6 Vdc) (V <sub>OH</sub> = 9.5 Vdc) (V <sub>OH</sub> = 13.5 Vdc) (V <sub>OL</sub> = 0.4 Vdc) Sink (V <sub>OL</sub> = 0.5 Vdc) (V <sub>OL</sub> = 1.5 Vdc)	I <sub>OH</sub>	-	5.0	-3.0	-	-2.4	-4.2	-	-1.7	-	mA <sub>dc</sub>	
		-	5.0	-0.64	-	-0.51	-0.88	-	-0.36	-		
		-	10	-1.6	-	-1.3	-2.25	-	-0.9	-		
		-	15	-4.2	-	-3.4	-8.8	-	-2.4	-		
	I <sub>OL</sub>	-	5.0	0.64	-	0.51	0.88	-	0.36	-	mA <sub>dc</sub>	
		-	10	1.6	-	1.3	2.25	-	0.9	-		
		-	15	4.2	-	3.4	8.8	-	2.4	-		
		-	15	4.2	-	3.4	8.8	-	2.4	-		
	Output Drive Current (CL/CP Device) (V <sub>OH</sub> = 2.5 Vdc) Source (V <sub>OH</sub> = 4.6 Vdc) (V <sub>OH</sub> = 9.5 Vdc) (V <sub>OH</sub> = 13.5 Vdc) (V <sub>OL</sub> = 0.4 Vdc) Sink (V <sub>OL</sub> = 0.5 Vdc) (V <sub>OL</sub> = 1.5 Vdc)	I <sub>OH</sub>	-	5.0	-2.5	-	-2.1	-4.2	-	-1.7	-	mA <sub>dc</sub>
			-	5.0	-0.52	-	-0.44	-0.88	-	-0.36	-	
-			10	-1.3	-	-1.1	-2.25	-	-0.9	-		
-			15	-3.6	-	-3.0	-8.8	-	-2.4	-		
I <sub>OL</sub>		-	5.0	0.52	-	0.44	0.88	-	0.36	-	mA <sub>dc</sub>	
		-	10	1.3	-	1.1	2.25	-	0.9	-		
		-	15	3.6	-	3.0	8.8	-	2.4	-		
		-	15	3.6	-	3.0	8.8	-	2.4	-		
Input Current (AL)		I <sub>in</sub>	-	15	-	±0.1	-	±0.00001	±0.1	-	±1.0	μA <sub>dc</sub>
Input Current (CL/CP)		I <sub>in</sub>	-	15	-	±0.3	-	±0.00001	±0.3	-	±1.0	μA <sub>dc</sub>
Input Capacitance (V <sub>in</sub> = 0)	C <sub>in</sub>	-	-	-	-	-	5.0	7.5	-	-	pF	
Quiescent Current (AL Device) (Per Package) CMOS-CMOS Mode	I <sub>DD</sub> or I <sub>CC</sub>	-	5.0	-	0.05	-	0.0005	0.05	-	1.5	μA <sub>dc</sub>	
		-	10	-	0.10	-	0.0010	0.10	-	3.0		
		-	15	-	0.20	-	0.0015	0.20	-	6.0		
Quiescent Current (CL/CP Device) (Per Package) CMOS-CMOS Mode	I <sub>DD</sub> or I <sub>CC</sub>	-	5.0	-	0.5	-	0.0005	0.5	-	3.8	μA <sub>dc</sub>	
		-	10	-	1.0	-	0.0010	1.0	-	7.5		
		-	15	-	2.0	-	0.0015	2.0	-	15.0		
Quiescent Current (AL/CL/CP Device) (Per Package) TTL-CMOS Mode	I <sub>DD</sub>	5.0	5.0	-	0.5	-	0.0005	0.5	-	3.8	μA <sub>dc</sub>	
		5.0	10	-	1.0	-	0.0010	1.0	-	7.5		
		5.0	15	-	2.0	-	0.0015	2.0	-	15.0		
Quiescent Current (AL/CL/CP Device) (Per Package) TTL-CMOS Mode	I <sub>CC</sub>	5.0	5.0	-	5.0	-	2.5	5.0	-	6.0	mA <sub>dc</sub>	
		5.0	10	-	5.0	-	2.5	5.0	-	6.0		
		5.0	15	-	5.0	-	2.5	5.0	-	6.0		

\*T<sub>LOW</sub> = -55°C for AL Device, -40°C for CL/CP Device  
T<sub>HIGH</sub> = +125°C for AL Device, +85°C for CL/CP Device

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

# MC14504B

## SWITCHING CHARACTERISTICS ( $C_L = 50 \text{ pF}$ , $T_A = 25^\circ\text{C}$ )

Characteristic	Symbol	Shifting Mode	V <sub>CC</sub> V <sub>dC</sub>	V <sub>DD</sub> V <sub>dC</sub>	Limits			Units
					Min	Typ #	Max	
Propagation Delay, High to Low	$t_{PHL}$	TTL-CMOS	5.0	10	—	140	280	ns
		$V_{DD} > V_{CC}$	5.0	15	—	140	280	
		CMOS-CMOS	5.0	10	—	120	240	
		$V_{DD} > V_{CC}$	5.0	15	—	120	240	
			10	15	—	70	140	
			10	5.0	—	185	370	
	15	5.0	—	185	370			
	15	10	—	175	350			
Propagation Delay, Low to High	$t_{PLH}$	TTL-CMOS	5.0	10	—	170	340	ns
		$V_{DD} > V_{CC}$	5.0	15	—	180	320	
		CMOS-CMOS	5.0	10	—	170	340	
		$V_{DD} > V_{CC}$	5.0	15	—	170	340	
			10	15	—	100	200	
			10	5.0	—	275	550	
	15	5.0	—	275	550			
	15	10	—	145	290			
Output Rise and Fall Time	$t_{TLH}$ , $t_{THL}$	ALL	—	5.0	—	100	200	ns
			—	10	—	50	100	
			—	15	—	40	80	

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance

FIGURE 1 – INPUT SWITCHPOINT CMOS to CMOS MODE




FIGURE 2 – INPUT SWITCHPOINT TTL to CMOS MODE




FIGURE 3 – OPERATING BOUNDARY CMOS to CMOS MODE




FIGURE 4 – OPERATING BOUNDARY TTL to CMOS MODE

